If you made any changes in Pure, your changes will be visible here soon.

Fingerprint Weighted list of dominant concepts in the person's research.

  • 1 Similar Profiles
Intellectual property Engineering & Materials Science
Integrated circuits Engineering & Materials Science
Costs Engineering & Materials Science
Testing Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Hardware Engineering & Materials Science
Reverse engineering Engineering & Materials Science
Compaction Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 2001 2020

DynUnlock: Unlocking Scan Chains Obfuscated using Dynamic Keys

Sinanoglu, O. & Limaye, N., Mar 30 2020, (Accepted/In press) IEEE/ACM Design Automation Test in Europe Conference (DATE) 2020. Institute of Electrical and Electronics Engineers Inc.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3D Integration: Another Dimension Toward Hardware Security

Knechtel, J., Patnaik, S. & Sinanoglu, O., Jul 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019. Gizopoulos, D., Alexandrescu, D., Papavramidou, P. & Maniatakos, M. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 147-150 4 p. 8854395. (2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design, IOLTS 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shielding
Hardware security

A Disquisition on Logic Locking

Sinanoglu, O., Rajendran, J., Yasin, M., Srivastava, A., Xie, Y., chakraborty, A. & jayasankaran, N., Sep 30 2019, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. p. 1-1 14 p., 10.1109/TCAD.2019.2944586.

Research output: Contribution to journalArticle

Reverse engineering
Intellectual property
Analog circuits
Industry
Pipelines

A Modern Approach to IP Protection and Trojan Prevention: Split Manufacturing for 3D ICs and Obfuscation of Vertical Interconnects

Patnaik, S., Ashraf, M., Sinanoglu, O. & Knechtel, J., Jan 1 2019, (Accepted/In press) In : IEEE Transactions on Emerging Topics in Computing.

Research output: Contribution to journalArticle

Intellectual property
Hardware
Integrated circuits
Electric wiring
Three dimensional integrated circuits

A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL

Sengupta, A., Nabeel, M., Knechtel, J. & Sinanoglu, O., May 14 2019, Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019. Institute of Electrical and Electronics Engineers Inc., p. 414-419 6 p. 8715281. (Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Manufacturing
Paradigm
Layout
Attack
Hardware