A 187dB FoMS 46fJ/Conv. 2nd-order Highpass ΔΣ Capacitance-to-Digital Converter

Yoontae Jung; Sein Oh; Jimin Koo; Seunga Park; Ji Hoon Suh; Donghee Cho; Sohmyung Ha; Minkyu Je

doi:10.23919/VLSITechnologyandCir57934.2023.10185219

A 187dB FoMS 46fJ/Conv. 2^nd-order Highpass ΔΣ Capacitance-to-Digital Converter

Yoontae Jung, Sein Oh, Jimin Koo, Seunga Park, Ji Hoon Suh, Donghee Cho, Sohmyung Ha, Minkyu Je

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The proposed capacitance-to-digital converter (CDC) achieves 187dB FoMS, which is >2x improvement over the state-of-the-art, with FoMW of 46fJ/Conv.-Step. We employ a highpass ΔΣM in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).

Original language	English (US)
Title of host publication	2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9784863488069
DOIs	https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185219
State	Published - 2023
Event	2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023 - Kyoto, Japan Duration: Jun 11 2023 → Jun 16 2023

Publication series

Name	Digest of Technical Papers - Symposium on VLSI Technology
Volume	2023-June
ISSN (Print)	0743-1562

Conference

Conference	2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
Country/Territory	Japan
City	Kyoto
Period	6/11/23 → 6/16/23

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.23919/VLSITechnologyandCir57934.2023.10185219

Cite this

Jung, Y., Oh, S., Koo, J., Park, S., Suh, J. H., Cho, D., Ha, S., & Je, M. (2023). A 187dB FoMS 46fJ/Conv. 2^nd-order Highpass ΔΣ Capacitance-to-Digital Converter. In 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023 (Digest of Technical Papers - Symposium on VLSI Technology; Vol. 2023-June). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185219

A 187dB FoMS 46fJ/Conv. 2^nd-order Highpass ΔΣ Capacitance-to-Digital Converter. / Jung, Yoontae; Oh, Sein; Koo, Jimin et al.
2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023. Institute of Electrical and Electronics Engineers Inc., 2023. (Digest of Technical Papers - Symposium on VLSI Technology; Vol. 2023-June).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jung, Y, Oh, S, Koo, J, Park, S, Suh, JH, Cho, D, Ha, S & Je, M 2023, A 187dB FoMS 46fJ/Conv. 2^nd-order Highpass ΔΣ Capacitance-to-Digital Converter. in 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023. Digest of Technical Papers - Symposium on VLSI Technology, vol. 2023-June, Institute of Electrical and Electronics Engineers Inc., 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023, Kyoto, Japan, 6/11/23. https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185219

Jung Y, Oh S, Koo J, Park S, Suh JH, Cho D et al. A 187dB FoMS 46fJ/Conv. 2^nd-order Highpass ΔΣ Capacitance-to-Digital Converter. In 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023. Institute of Electrical and Electronics Engineers Inc. 2023. (Digest of Technical Papers - Symposium on VLSI Technology). doi: 10.23919/VLSITechnologyandCir57934.2023.10185219

@inproceedings{69c8f801ece540adb141b0b63171c354,

title = "A 187dB FoMS 46fJ/Conv. 2nd-order Highpass ΔΣ Capacitance-to-Digital Converter",

abstract = "The proposed capacitance-to-digital converter (CDC) achieves 187dB FoMS, which is >2x improvement over the state-of-the-art, with FoMW of 46fJ/Conv.-Step. We employ a highpass ΔΣM in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).",

author = "Yoontae Jung and Sein Oh and Jimin Koo and Seunga Park and Suh, {Ji Hoon} and Donghee Cho and Sohmyung Ha and Minkyu Je",

note = "Publisher Copyright: {\textcopyright} 2023 JSAP.; 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023 ; Conference date: 11-06-2023 Through 16-06-2023",

year = "2023",

doi = "10.23919/VLSITechnologyandCir57934.2023.10185219",

language = "English (US)",

series = "Digest of Technical Papers - Symposium on VLSI Technology",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023",

}

TY - GEN

T1 - A 187dB FoMS 46fJ/Conv. 2nd-order Highpass ΔΣ Capacitance-to-Digital Converter

AU - Jung, Yoontae

AU - Oh, Sein

AU - Koo, Jimin

AU - Park, Seunga

AU - Suh, Ji Hoon

AU - Cho, Donghee

AU - Ha, Sohmyung

AU - Je, Minkyu

PY - 2023

Y1 - 2023

N2 - The proposed capacitance-to-digital converter (CDC) achieves 187dB FoMS, which is >2x improvement over the state-of-the-art, with FoMW of 46fJ/Conv.-Step. We employ a highpass ΔΣM in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).

AB - The proposed capacitance-to-digital converter (CDC) achieves 187dB FoMS, which is >2x improvement over the state-of-the-art, with FoMW of 46fJ/Conv.-Step. We employ a highpass ΔΣM in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).

UR - http://www.scopus.com/inward/record.url?scp=85167620032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85167620032&partnerID=8YFLogxK

U2 - 10.23919/VLSITechnologyandCir57934.2023.10185219

DO - 10.23919/VLSITechnologyandCir57934.2023.10185219

M3 - Conference contribution

AN - SCOPUS:85167620032

T3 - Digest of Technical Papers - Symposium on VLSI Technology

BT - 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023

Y2 - 11 June 2023 through 16 June 2023

ER -