TY - GEN
T1 - A 2.5mW 12MHz-BW 69dB SNDR Passive Bandpass ΔΣ ADC with Highpass Noise-Shaping SAR Quantizers
AU - Oh, Sein
AU - Park, Seunga
AU - Jung, Yoontae
AU - Koo, Jimin
AU - Cho, Donghee
AU - Ha, Sohmyung
AU - Je, Minkyu
N1 - Publisher Copyright:
© 2023 JSAP.
PY - 2023
Y1 - 2023
N2 - A 4th-order passive bandpass Δ Σ modulator (BPDSM) using a 2- path transformation structure is presented. The proposed BPDSM replaces a power-hungry resonator with a z-to-z2-transformed passive loop filter. The prototype bandpass Δ Σ ADC provides a wide intermediate frequency (IF) range of 1.25MHz to 60MHz. The measured SNDR is 69dB with a power consumption of 2.5mW at 12MHz bandwidth when its highest sampling rate is 240MS/s.
AB - A 4th-order passive bandpass Δ Σ modulator (BPDSM) using a 2- path transformation structure is presented. The proposed BPDSM replaces a power-hungry resonator with a z-to-z2-transformed passive loop filter. The prototype bandpass Δ Σ ADC provides a wide intermediate frequency (IF) range of 1.25MHz to 60MHz. The measured SNDR is 69dB with a power consumption of 2.5mW at 12MHz bandwidth when its highest sampling rate is 240MS/s.
UR - http://www.scopus.com/inward/record.url?scp=85167589309&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85167589309&partnerID=8YFLogxK
U2 - 10.23919/VLSITechnologyandCir57934.2023.10185342
DO - 10.23919/VLSITechnologyandCir57934.2023.10185342
M3 - Conference contribution
AN - SCOPUS:85167589309
T3 - Digest of Technical Papers - Symposium on VLSI Technology
BT - 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
Y2 - 11 June 2023 through 16 June 2023
ER -