TY - JOUR
T1 - An approximate-computing empowered green 6G downlink
AU - Idrees, Maryam
AU - Manzar Maqbool, Mohammed
AU - Bhatti, Muhammad Khurram
AU - Rahman, M. Mahboob Ur
AU - Hafiz, Rehan
AU - Shafique, Muhammad
N1 - Funding Information:
This work is partially supported by the National Center for Cyber Security (NCCS), Pakistan project grant (ID: HEC/P&D/DF-1001-0010 ).
Publisher Copyright:
© 2021 Elsevier B.V.
PY - 2021/12
Y1 - 2021/12
N2 - Approximate computing (AC) is an emerging embedded computing paradigm whereby accurate arithmetic units (i.e., adders and multipliers) of a computing platform (e.g., CPU, FPGA, ASIC etc.) are replaced by their inexact counterparts. For the applications (e.g., voice, images etc.) where the error induced by inaccurate arithmetic units remains within tolerable limits, AC is a promising technique because it leads to the design of energy-efficient computing hardware that occupies less circuit area, and has lower latency as well. This work is the first to investigate the feasibility of the AC for single-antenna and dual-antenna 6G downlink. Specifically, we consider the AC-empowered transceiver design of a 6G downlink whereby the state-of-the-art approximate/inexact arithmetic units are leverage to implement the pulse shaping filters (at the base station (BS) side) and decoders/equalizers (at the user equipment (UE) side). For simulation purpose, images and randomly generated bits are transmitted using M-ary phase shift keying scheme. To quantify the loss in arithmetic accuracy due to the AC, bit error rate (BER), structural similarity index (SSIM) and correlation coefficient (CC) are utilized as performance metrics; while to quantify the energy-efficiency benefit of the proposed AC techniques, dynamic power and on-chip power are utilized as performance metrics. Monte-Carlo results indicate up to 87% savings in dynamic power and very reasonable arithmetic accuracy (with SSIM above 93% and a CC of 99%), due to the proposed AC techniques.
AB - Approximate computing (AC) is an emerging embedded computing paradigm whereby accurate arithmetic units (i.e., adders and multipliers) of a computing platform (e.g., CPU, FPGA, ASIC etc.) are replaced by their inexact counterparts. For the applications (e.g., voice, images etc.) where the error induced by inaccurate arithmetic units remains within tolerable limits, AC is a promising technique because it leads to the design of energy-efficient computing hardware that occupies less circuit area, and has lower latency as well. This work is the first to investigate the feasibility of the AC for single-antenna and dual-antenna 6G downlink. Specifically, we consider the AC-empowered transceiver design of a 6G downlink whereby the state-of-the-art approximate/inexact arithmetic units are leverage to implement the pulse shaping filters (at the base station (BS) side) and decoders/equalizers (at the user equipment (UE) side). For simulation purpose, images and randomly generated bits are transmitted using M-ary phase shift keying scheme. To quantify the loss in arithmetic accuracy due to the AC, bit error rate (BER), structural similarity index (SSIM) and correlation coefficient (CC) are utilized as performance metrics; while to quantify the energy-efficiency benefit of the proposed AC techniques, dynamic power and on-chip power are utilized as performance metrics. Monte-Carlo results indicate up to 87% savings in dynamic power and very reasonable arithmetic accuracy (with SSIM above 93% and a CC of 99%), due to the proposed AC techniques.
KW - Adders
KW - Approximate computing
KW - Communication software/hardware
KW - Digital filters
KW - Low power
KW - Multipliers
UR - http://www.scopus.com/inward/record.url?scp=85114830819&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85114830819&partnerID=8YFLogxK
U2 - 10.1016/j.phycom.2021.101444
DO - 10.1016/j.phycom.2021.101444
M3 - Article
AN - SCOPUS:85114830819
SN - 1874-4907
VL - 49
JO - Physical Communication
JF - Physical Communication
M1 - 101444
ER -