An optimized application architecture of the H.264 video encoder for application specific platforms

Muhammad Shafique; Lars Bauer; Jörg Henkel

doi:10.1109/ESTMED.2007.4375816

An optimized application architecture of the H.264 video encoder for application specific platforms

Muhammad Shafique, Lars Bauer, Jörg Henkel

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The H.264 video coding standard features diverse computational hot spots that need to be accelerated to cope with the significantly increased complexity compared to previous standards. In this paper, we propose an optimized application architecture for the H.264 encoder with reduced processing and which is suitable for application specific (reconfigurable) hardware platforms. Our proposed application architecture optimization for the computational amount of the Motion Compensation (MC) is independent of the actual hardware platform that is used for execution. For a MIPS processor we achieve an average speed-up of approx. 60x for MC. Our proposed application architecture reduces the overhead for Reconfigurable Platforms by distributing the actual hardware requirements amongst the functional blocks. This increases the amount of available reconfigurable hardware per data path (within a functional block) which leads to a 2.84x performance improvement. We evaluate our application architecture by means of four different hardware platforms.

Original language	English (US)
Title of host publication	Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007
Pages	119-124
Number of pages	6
DOIs	https://doi.org/10.1109/ESTMED.2007.4375816
State	Published - 2007
Event	2007 5th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007 - Salzburg, Austria Duration: Oct 4 2007 → Oct 5 2007

Publication series

Name	Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007

Conference

Conference	2007 5th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007
Country/Territory	Austria
City	Salzburg
Period	10/4/07 → 10/5/07

ASJC Scopus subject areas

Computer Graphics and Computer-Aided Design
Computer Science Applications
Control and Systems Engineering

Access to Document

10.1109/ESTMED.2007.4375816

Cite this

Shafique, M., Bauer, L., & Henkel, J. (2007). An optimized application architecture of the H.264 video encoder for application specific platforms. In Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007 (pp. 119-124). Article 4375816 (Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007). https://doi.org/10.1109/ESTMED.2007.4375816

An optimized application architecture of the H.264 video encoder for application specific platforms. / Shafique, Muhammad; Bauer, Lars; Henkel, Jörg.
Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007. 2007. p. 119-124 4375816 (Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Shafique, M, Bauer, L & Henkel, J 2007, An optimized application architecture of the H.264 video encoder for application specific platforms. in Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007., 4375816, Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007, pp. 119-124, 2007 5th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007, Salzburg, Austria, 10/4/07. https://doi.org/10.1109/ESTMED.2007.4375816

Shafique M, Bauer L, Henkel J. An optimized application architecture of the H.264 video encoder for application specific platforms. In Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007. 2007. p. 119-124. 4375816. (Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007). doi: 10.1109/ESTMED.2007.4375816

Shafique, Muhammad ; Bauer, Lars ; Henkel, Jörg. / An optimized application architecture of the H.264 video encoder for application specific platforms. Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007. 2007. pp. 119-124 (Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007).

@inproceedings{3d713bb274bc4c8ca4123c48904d46b1,

title = "An optimized application architecture of the H.264 video encoder for application specific platforms",

abstract = "The H.264 video coding standard features diverse computational hot spots that need to be accelerated to cope with the significantly increased complexity compared to previous standards. In this paper, we propose an optimized application architecture for the H.264 encoder with reduced processing and which is suitable for application specific (reconfigurable) hardware platforms. Our proposed application architecture optimization for the computational amount of the Motion Compensation (MC) is independent of the actual hardware platform that is used for execution. For a MIPS processor we achieve an average speed-up of approx. 60x for MC. Our proposed application architecture reduces the overhead for Reconfigurable Platforms by distributing the actual hardware requirements amongst the functional blocks. This increases the amount of available reconfigurable hardware per data path (within a functional block) which leads to a 2.84x performance improvement. We evaluate our application architecture by means of four different hardware platforms.",

author = "Muhammad Shafique and Lars Bauer and J{\"o}rg Henkel",

year = "2007",

doi = "10.1109/ESTMED.2007.4375816",

language = "English (US)",

isbn = "9781424416547",

series = "Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007",

pages = "119--124",

booktitle = "Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007",

}

TY - GEN

T1 - An optimized application architecture of the H.264 video encoder for application specific platforms

AU - Shafique, Muhammad

AU - Bauer, Lars

AU - Henkel, Jörg

PY - 2007

Y1 - 2007

N2 - The H.264 video coding standard features diverse computational hot spots that need to be accelerated to cope with the significantly increased complexity compared to previous standards. In this paper, we propose an optimized application architecture for the H.264 encoder with reduced processing and which is suitable for application specific (reconfigurable) hardware platforms. Our proposed application architecture optimization for the computational amount of the Motion Compensation (MC) is independent of the actual hardware platform that is used for execution. For a MIPS processor we achieve an average speed-up of approx. 60x for MC. Our proposed application architecture reduces the overhead for Reconfigurable Platforms by distributing the actual hardware requirements amongst the functional blocks. This increases the amount of available reconfigurable hardware per data path (within a functional block) which leads to a 2.84x performance improvement. We evaluate our application architecture by means of four different hardware platforms.

AB - The H.264 video coding standard features diverse computational hot spots that need to be accelerated to cope with the significantly increased complexity compared to previous standards. In this paper, we propose an optimized application architecture for the H.264 encoder with reduced processing and which is suitable for application specific (reconfigurable) hardware platforms. Our proposed application architecture optimization for the computational amount of the Motion Compensation (MC) is independent of the actual hardware platform that is used for execution. For a MIPS processor we achieve an average speed-up of approx. 60x for MC. Our proposed application architecture reduces the overhead for Reconfigurable Platforms by distributing the actual hardware requirements amongst the functional blocks. This increases the amount of available reconfigurable hardware per data path (within a functional block) which leads to a 2.84x performance improvement. We evaluate our application architecture by means of four different hardware platforms.

UR - http://www.scopus.com/inward/record.url?scp=47849130862&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47849130862&partnerID=8YFLogxK

U2 - 10.1109/ESTMED.2007.4375816

DO - 10.1109/ESTMED.2007.4375816

M3 - Conference contribution

AN - SCOPUS:47849130862

SN - 9781424416547

T3 - Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007

SP - 119

EP - 124

BT - Proceedings of the 2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007

T2 - 2007 5th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2007

Y2 - 4 October 2007 through 5 October 2007

ER -

An optimized application architecture of the H.264 video encoder for application specific platforms

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this