An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding

Paolo Selvo; Maurizio Masera; Riccardo Peloso; Guido Masera; Muhammad Shafique; Maurizio Martina

doi:10.1007/978-3-030-11973-7_28

An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding

Paolo Selvo, Maurizio Masera, Riccardo Peloso, Guido Masera, Muhammad Shafique, Maurizio Martina

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Sum of Absolute Differences (SAD) is one of the most time consuming tasks in video coding. This paper proposes an architecture to compute the SADs for all the different block sizes required by the High Efficiency Video Coding (HEVC) standard. Moreover, the Partial Distortion Elimination (PDE), clock gating and a low leakage technology enable high power/energy reductions/savings over the state of the art.

Original language	English (US)
Title of host publication	Lecture Notes in Electrical Engineering
Editors	Sergio Saponara, Alessandro De Gloria
Publisher	Springer Verlag
Pages	245-251
Number of pages	7
Edition	9783030119720
ISBN (Print)	9783030119720
DOIs	https://doi.org/10.1007/978-3-030-11973-7_28
State	Published - 2019
Event	International Conference on Applications in Electronics Pervading Industry, Environment and Society, APPLEPIES 2018 - Pisa, Italy Duration: Sep 26 2018 → Sep 27 2018

Publication series

Name	Lecture Notes in Electrical Engineering
Number	9783030119720
Volume	550
ISSN (Print)	1876-1100
ISSN (Electronic)	1876-1119

Conference

Conference	International Conference on Applications in Electronics Pervading Industry, Environment and Society, APPLEPIES 2018
Country/Territory	Italy
City	Pisa
Period	9/26/18 → 9/27/18

Keywords

HEVC
Motion estimation
VLSI architecture

ASJC Scopus subject areas

Industrial and Manufacturing Engineering

Access to Document

10.1007/978-3-030-11973-7_28

Cite this

Selvo, P., Masera, M., Peloso, R., Masera, G., Shafique, M., & Martina, M. (2019). An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding. In S. Saponara, & A. De Gloria (Eds.), Lecture Notes in Electrical Engineering (9783030119720 ed., pp. 245-251). (Lecture Notes in Electrical Engineering; Vol. 550, No. 9783030119720). Springer Verlag. https://doi.org/10.1007/978-3-030-11973-7_28

An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding. / Selvo, Paolo; Masera, Maurizio; Peloso, Riccardo et al.
Lecture Notes in Electrical Engineering. ed. / Sergio Saponara; Alessandro De Gloria. 9783030119720. ed. Springer Verlag, 2019. p. 245-251 (Lecture Notes in Electrical Engineering; Vol. 550, No. 9783030119720).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Selvo, P, Masera, M, Peloso, R, Masera, G, Shafique, M & Martina, M 2019, An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding. in S Saponara & A De Gloria (eds), Lecture Notes in Electrical Engineering. 9783030119720 edn, Lecture Notes in Electrical Engineering, no. 9783030119720, vol. 550, Springer Verlag, pp. 245-251, International Conference on Applications in Electronics Pervading Industry, Environment and Society, APPLEPIES 2018, Pisa, Italy, 9/26/18. https://doi.org/10.1007/978-3-030-11973-7_28

Selvo P, Masera M, Peloso R, Masera G, Shafique M, Martina M. An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding. In Saponara S, De Gloria A, editors, Lecture Notes in Electrical Engineering. 9783030119720 ed. Springer Verlag. 2019. p. 245-251. (Lecture Notes in Electrical Engineering; 9783030119720). doi: 10.1007/978-3-030-11973-7_28

Selvo, Paolo ; Masera, Maurizio ; Peloso, Riccardo et al. / An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding. Lecture Notes in Electrical Engineering. editor / Sergio Saponara ; Alessandro De Gloria. 9783030119720. ed. Springer Verlag, 2019. pp. 245-251 (Lecture Notes in Electrical Engineering; 9783030119720).

@inproceedings{0350093bbe0e4cf4a8887ffe7535cd8b,

title = "An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding",

abstract = "Sum of Absolute Differences (SAD) is one of the most time consuming tasks in video coding. This paper proposes an architecture to compute the SADs for all the different block sizes required by the High Efficiency Video Coding (HEVC) standard. Moreover, the Partial Distortion Elimination (PDE), clock gating and a low leakage technology enable high power/energy reductions/savings over the state of the art.",

keywords = "HEVC, Motion estimation, VLSI architecture",

author = "Paolo Selvo and Maurizio Masera and Riccardo Peloso and Guido Masera and Muhammad Shafique and Maurizio Martina",

note = "Publisher Copyright: {\textcopyright} 2019, Springer Nature Switzerland AG. Copyright: Copyright 2019 Elsevier B.V., All rights reserved.; International Conference on Applications in Electronics Pervading Industry, Environment and Society, APPLEPIES 2018 ; Conference date: 26-09-2018 Through 27-09-2018",

year = "2019",

doi = "10.1007/978-3-030-11973-7_28",

language = "English (US)",

isbn = "9783030119720",

series = "Lecture Notes in Electrical Engineering",

publisher = "Springer Verlag",

number = "9783030119720",

pages = "245--251",

editor = "Sergio Saponara and {De Gloria}, Alessandro",

booktitle = "Lecture Notes in Electrical Engineering",

edition = "9783030119720",

}

TY - GEN

T1 - An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding

AU - Selvo, Paolo

AU - Masera, Maurizio

AU - Peloso, Riccardo

AU - Masera, Guido

AU - Shafique, Muhammad

AU - Martina, Maurizio

PY - 2019

Y1 - 2019

N2 - Sum of Absolute Differences (SAD) is one of the most time consuming tasks in video coding. This paper proposes an architecture to compute the SADs for all the different block sizes required by the High Efficiency Video Coding (HEVC) standard. Moreover, the Partial Distortion Elimination (PDE), clock gating and a low leakage technology enable high power/energy reductions/savings over the state of the art.

AB - Sum of Absolute Differences (SAD) is one of the most time consuming tasks in video coding. This paper proposes an architecture to compute the SADs for all the different block sizes required by the High Efficiency Video Coding (HEVC) standard. Moreover, the Partial Distortion Elimination (PDE), clock gating and a low leakage technology enable high power/energy reductions/savings over the state of the art.

KW - HEVC

KW - Motion estimation

KW - VLSI architecture

UR - http://www.scopus.com/inward/record.url?scp=85066906172&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066906172&partnerID=8YFLogxK

U2 - 10.1007/978-3-030-11973-7_28

DO - 10.1007/978-3-030-11973-7_28

M3 - Conference contribution

AN - SCOPUS:85066906172

SN - 9783030119720

T3 - Lecture Notes in Electrical Engineering

SP - 245

EP - 251

BT - Lecture Notes in Electrical Engineering

A2 - Saponara, Sergio

A2 - De Gloria, Alessandro

PB - Springer Verlag

T2 - International Conference on Applications in Electronics Pervading Industry, Environment and Society, APPLEPIES 2018

Y2 - 26 September 2018 through 27 September 2018

ER -

An optimized partial-distortion-elimination based sum-of-absolute-differences architecture for high-efficiency-video-coding

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this