Architecture design for ATM statistical multiplexers

H. Jonathan Chao, Soung C. Liew

Research output: Contribution to journalArticlepeer-review

Abstract

Both high‐speed packet switches and statistical multiplexers are critical elements in the ATM (asynchronous transfer mode) network. Many switch architectures have been proposed and some of them have been built, but relatively fewer statistical multiplexer architectures have been investigated to date. It has been considered that multiplexers are a special kind of switches which can be implemented with similar approaches. The main function of a statistical multiplexer, however, is to concentrate traffic from a number of input ports to a comparatively smaller number of output ports; ‘switching’ in the sense that a cell must be delivered to a specific output port is often not required. This implies that the channel grouping design principle, in which more than one path is available for each virtual circuit connection, can be applied in the multiplexer. We show that this technique reduces the required buffer memory and increases the system performance significantly. The performances of three general approaches for implementing an ATM statistical multiplexer are studied through simulations with various bursty traffic assumptions. Based on the best performing approach (sharing output channels and buffers), we propose two architecture designs to implement a scalable statistical multiplexer that is modularly decomposed into many smaller multiplexers by using a novel grouping network.

Original languageEnglish (US)
Pages (from-to)237-248
Number of pages12
JournalInternational Journal of Digital & Analog Communication Systems
Volume4
Issue number4
DOIs
StatePublished - 1991

Keywords

  • ATM
  • BISDN
  • Channel grouping
  • Input queueing
  • Output queueing
  • Packet switch
  • Statistical multiplexer

ASJC Scopus subject areas

  • Engineering(all)
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Architecture design for ATM statistical multiplexers'. Together they form a unique fingerprint.

Cite this