Concurrent error detection of fault-based side-channel cryptanalysis of 128-bit RC6 block cipher

Kaijie Wu, Piyush Mishra, Ramesh Karri

Research output: Contribution to journalArticlepeer-review

Abstract

Fault-based side channel cryptanalysis is very effective against symmetric and asymmetric encryption algorithms. Although straightforward hardware and time redundancy based concurrent error detection (CED) architectures can be used to thwart such attacks, they entail significant overhead (either area or performance). In this paper we investigate two systematic approaches to low-cost, low-latency CED for symmetric encryption algorithm RC6. The proposed techniques have been validated on FPGA implementations of RC6, one of the advanced encryption standard finalists.

Original languageEnglish (US)
Pages (from-to)31-39
Number of pages9
JournalMicroelectronics Journal
Volume34
Issue number1
DOIs
StatePublished - Jan 2003

Keywords

  • Concurrent error detection
  • Cryptanalysis
  • FPGA
  • RC6 block cipher

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Concurrent error detection of fault-based side-channel cryptanalysis of 128-bit RC6 block cipher'. Together they form a unique fingerprint.

Cite this