Custom Feedback Control: Enabling truly scalable on-chip power management for MPSoCs

Siddharth Garg, Diana Marculescu, Radu Marculescu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we propose Custom Feedback Control, a new dynamic voltage and frequency control architecture for MP-SoC designs that bridges the gap between the two extreme points on the performance versus implementation cost trade-off curve, i.e., fully-centralized and full-decentralized control architectures. We outline a methodology to efficiently explore the vast design space of Custom Feedback control architectures, enabling designers to synthesize controllers that meet both the performance and implementation cost criteria. Our experimental results on an MPSoC platform running a video-encoding application demonstrate that, for the same energy dissipation, Custom Feedback control can achieve within 5% of the performance of a fully-centralized controller with only 17% of the implementation cost. In contrast, the performance of a fully-decentralized controller can be up to 2:5× worse than that of the fully-centralized controller.

Original languageEnglish (US)
Title of host publicationISLPED'10 - Proceedings of the 16th ACM/IEEE International Symposium on Low-Power Electronics and Design
Pages425-430
Number of pages6
DOIs
StatePublished - 2010
Event16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10 - Austin, TX, United States
Duration: Aug 18 2010Aug 20 2010

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Other

Other16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10
Country/TerritoryUnited States
CityAustin, TX
Period8/18/108/20/10

Keywords

  • Distributed control
  • Dynamic voltage/frequency scaling

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Custom Feedback Control: Enabling truly scalable on-chip power management for MPSoCs'. Together they form a unique fingerprint.

Cite this