Abstract
Reliable and fast channel estimation is crucial for next-generation wireless networks supporting a wide range of vehicular and low-latency services. Recently, deep learning (DL)-based channel estimation has been explored as an efficient alternative to conventional least-square (LS) and linear minimum mean square error (LMMSE) approaches. Most of these DL approaches have not been realized on system on chip (SoC), and preliminary study shows that their complexity exceeds the complexity of the entire physical layer (PHY). The high latency of DL is another concern. This article considers the design and implementation of deep neural network (DNN) augmented LS (LSDNN)-based channel estimation for preamble-based orthogonal frequency-division multiplexing (OFDM) PHY on SoC. We demonstrate the gain in performance compared with the conventional LS and LMMSE approaches. Via software-hardware codesign, word-length optimization, and reconfigurable architectures, we demonstrate the superiority of the LSDNN over LS and LMMSE for a wide range of signal-to-noise ratio (SNR), number of pilots, preamble types, and wireless channels. Furthermore, we evaluate the performance, power, and area (PPA) of the LS and LSDNN application-specific integrated circuit (ASIC) implementations in 45-nm technology. We demonstrate that word-length optimization can substantially improve PPA for the proposed architecture in ASIC implementations.
Original language | English (US) |
---|---|
Pages (from-to) | 1026-1038 |
Number of pages | 13 |
Journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
Volume | 31 |
Issue number | 7 |
DOIs | |
State | Published - Jul 1 2023 |
Keywords
- Application-specific integrated circuit (ASIC)
- channel estimation
- deep learning (DL)
- field-programmable gate array (FPGA)
- hardware-software codesign
- least-square (LS)
- linear minimum mean square error (LMMSE)
- system on chip (SoC)
ASJC Scopus subject areas
- Software
- Electrical and Electronic Engineering
- Hardware and Architecture