TY - JOUR
T1 - Design and Analysis of a Large-Scale Multicast Output Buffered ATM Switch
AU - Cho, H. Jonathan
AU - Choe, Byeong Seog
N1 - Funding Information:
Manuscript received August 17, 1994; revised November 14, 1994; approved by IEEWACM TRANSACTIOONN NSE TWORKINGE ditor J. Tumer: This work was supported by NSF under Grant NCR-9216287. This paper was presented in part at the IEEE €’roc. GLOBECOM’93 and INFOCOM’94. H. J. Chao is with Polytechnic University, Brooklyn, NY 11201 USA (e-mail: [email protected]). B.3. Choe is with Myong-Ji University, Yong-In, Korea (e-mail: &hoe@ wh.myongji.ac.kr). IEEE Log Number 9409 1 10.
PY - 1995/4
Y1 - 1995/4
N2 - We propose and analyze a recursive modular architecture for implementing a large-scale multicast output buffered ATM switch (MOBAS). A multicast knockout principle, an extension of the generalized knockout principle, is applied in constructing the MOBAS in order to reduce the hardware complexity (e.g., the number of switch elements and interconnection wires) by almost one order of magnitude. In our proposed switch architecture, four major functions of designing a multicast switch: cell replication, cell routing, cell contention resolution, and cell addressing, are all performed distributively so that a large switch size is achievable. The architecture of the MOBAS has a regular and uniform structure and, thus, has the advantages of: 1) easy expansion due to the modular structure, 2) high integration density for VLSI implementation, 3) relaxed synchronization for data and clock signals, and 4) building the center switch fabric (i.e., the multicast grouping network) with a single type of chip. A two-stage structure of the multicast output buffered ATM switch (MOBAS) is described. The performance of the switch fabric in cell loss probability is analyzed, and the numerical results are shown. We show that a switch designed to meet the performance requirement for unicast calls will also satisfy multicast calls' performance. A 16 x 16 ATM crosspoint switch chip based on the proposed architecture has been implemented using CMOS 2-μm technology and tested to operate correctly.
AB - We propose and analyze a recursive modular architecture for implementing a large-scale multicast output buffered ATM switch (MOBAS). A multicast knockout principle, an extension of the generalized knockout principle, is applied in constructing the MOBAS in order to reduce the hardware complexity (e.g., the number of switch elements and interconnection wires) by almost one order of magnitude. In our proposed switch architecture, four major functions of designing a multicast switch: cell replication, cell routing, cell contention resolution, and cell addressing, are all performed distributively so that a large switch size is achievable. The architecture of the MOBAS has a regular and uniform structure and, thus, has the advantages of: 1) easy expansion due to the modular structure, 2) high integration density for VLSI implementation, 3) relaxed synchronization for data and clock signals, and 4) building the center switch fabric (i.e., the multicast grouping network) with a single type of chip. A two-stage structure of the multicast output buffered ATM switch (MOBAS) is described. The performance of the switch fabric in cell loss probability is analyzed, and the numerical results are shown. We show that a switch designed to meet the performance requirement for unicast calls will also satisfy multicast calls' performance. A 16 x 16 ATM crosspoint switch chip based on the proposed architecture has been implemented using CMOS 2-μm technology and tested to operate correctly.
UR - http://www.scopus.com/inward/record.url?scp=0029293870&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0029293870&partnerID=8YFLogxK
U2 - 10.1109/90.374114
DO - 10.1109/90.374114
M3 - Article
AN - SCOPUS:0029293870
SN - 1063-6692
VL - 3
SP - 126
EP - 138
JO - IEEE/ACM Transactions on Networking
JF - IEEE/ACM Transactions on Networking
IS - 2
ER -