Design and challenges in a 100 Gb/s hybrid-integrated photonic circuit

P. Bernasconi, M. P. Earnshaw, H. Debregeas, M. Achouche, J. Sinsky, D. T. Neilson, Y. Low, R. Farah, D. Ramsey, M. Rasras, N. Basavanhally, F. Pardo, F. Brillouet

Research output: Contribution to conferencePaper

Fingerprint Dive into the research topics of 'Design and challenges in a 100 Gb/s hybrid-integrated photonic circuit'. Together they form a unique fingerprint.

Engineering & Materials Science