Design automation for hybrid CMOS-nanoelectronics crossbars

Kyosun Kim, Ramesh Karri, Alex Orailoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.

Original languageEnglish (US)
Title of host publication2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH
PublisherIEEE Computer Society
Pages27-32
Number of pages6
ISBN (Print)9781424417919
DOIs
StatePublished - 2007
Event2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH - San Jose, CA, United States
Duration: Oct 21 2007Oct 22 2007

Publication series

Name2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH

Other

Other2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH
CountryUnited States
CitySan Jose, CA
Period10/21/0710/22/07

Keywords

  • Automatic Layout Design
  • MOL FPGA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design automation for hybrid CMOS-nanoelectronics crossbars'. Together they form a unique fingerprint.

  • Cite this

    Kim, K., Karri, R., & Orailoglu, A. (2007). Design automation for hybrid CMOS-nanoelectronics crossbars. In 2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH (pp. 27-32). [4400854] (2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH). IEEE Computer Society. https://doi.org/10.1109/NANOARCH.2007.4400854