Design of a generalized priority queue manager for ATM switches

H. Jonathan Chao, Hsiling Cheng, Yau Ren Jenq, Daein Jeong

Research output: Contribution to journalArticlepeer-review


Meeting quality of service (QoS) requirements for various services in ATM networks has been very challenging to network designers. Various control techniques at either the call or cell level have been proposed. In this paper, we deal with cell transmission scheduling and discarding at the output buffers of an ATM switch. We propose a generalized priority queue manager (GPQM) that uses per-virtual-connection queueing to support multiple QoS requirements and achieve fairness in both cell transmission and discarding. It achieves the ultimate goal of guaranteeing the QoS requirement for each connection. The GPQM adopts the earliest due date (EDD) and self-clocked fair queueing (SCFQ) schemes for scheduling cell transmission and a new self-calibrating pushout (SCP) scheme for discarding cells. The GPQM's performance in cell loss rate and delay is presented. An implementation architecture for the GPQM is also proposed, which is facilitated by a new VLSI chip called the priority content-addressable memory (PCAM) chip.

Original languageEnglish (US)
Pages (from-to)867-879
Number of pages13
JournalIEEE Journal on Selected Areas in Communications
Issue number5
StatePublished - Jun 1997


  • Asynchronous transfer mode
  • Content-addressable memory
  • Discarding
  • Fairness
  • Quality of service
  • Queue manager
  • Scheduling

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Design of a generalized priority queue manager for ATM switches'. Together they form a unique fingerprint.

Cite this