DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations

Mohammad Salehi; Mohammad Khavari Tavana; Semeen Rehman; Florian Kriebel; Muhammad Shafique; Alireza Ejlali; Jörg Henkel

doi:10.1109/ISLPED.2015.7273518

DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations

Mohammad Salehi, Mohammad Khavari Tavana, Semeen Rehman, Florian Kriebel, Muhammad Shafique, Alireza Ejlali, Jörg Henkel

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Many-core processors facilitate coarse-grained reliability by exploiting available cores for redundant multithreading. However, ensuring high reliability with reduced power consumption necessitates joint considerations of variations in vulnerability, performance and power properties of software as well as the underlying hardware. In this paper, we propose a power-efficient reliability management system for many-core processors. It exploits various basic redundancy techniques (like, dual and triple modular redundancy) operating in different voltage-frequency levels, each offering distinct reliability, performance and power properties. Our system performs Dynamic Redundancy and Voltage Scaling (DRVS) considering process variations in hardware, and diversities in software vulnerability and execution time properties. Experiments show that DRVS system provides significant reliability improvements while providing up to 60% reduced power consumption compared to state-of-the-art techniques.

Original language	English (US)
Title of host publication	Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	225-230
Number of pages	6
ISBN (Electronic)	9781467380096
DOIs	https://doi.org/10.1109/ISLPED.2015.7273518
State	Published - Sep 21 2015
Event	20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015 - Rome, Italy Duration: Jul 22 2015 → Jul 24 2015

Publication series

Name	Proceedings of the International Symposium on Low Power Electronics and Design
Volume	2015-September
ISSN (Print)	1533-4678

Other

Other	20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015
Country/Territory	Italy
City	Rome
Period	7/22/15 → 7/24/15

Keywords

Power demand
Redundancy
Software
Software reliability
Timing
Tunneling magnetoresistance

ASJC Scopus subject areas

General Engineering

Access to Document

10.1109/ISLPED.2015.7273518

Cite this

Salehi, M., Tavana, M. K., Rehman, S., Kriebel, F., Shafique, M., Ejlali, A., & Henkel, J. (2015). DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations. In Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015 (pp. 225-230). Article 7273518 (Proceedings of the International Symposium on Low Power Electronics and Design; Vol. 2015-September). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISLPED.2015.7273518

DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations. / Salehi, Mohammad; Tavana, Mohammad Khavari; Rehman, Semeen et al.
Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 225-230 7273518 (Proceedings of the International Symposium on Low Power Electronics and Design; Vol. 2015-September).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Salehi, M, Tavana, MK, Rehman, S, Kriebel, F, Shafique, M, Ejlali, A & Henkel, J 2015, DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations. in Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015., 7273518, Proceedings of the International Symposium on Low Power Electronics and Design, vol. 2015-September, Institute of Electrical and Electronics Engineers Inc., pp. 225-230, 20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015, Rome, Italy, 7/22/15. https://doi.org/10.1109/ISLPED.2015.7273518

Salehi M, Tavana MK, Rehman S, Kriebel F, Shafique M, Ejlali A et al. DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations. In Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 225-230. 7273518. (Proceedings of the International Symposium on Low Power Electronics and Design). doi: 10.1109/ISLPED.2015.7273518

Salehi, Mohammad ; Tavana, Mohammad Khavari ; Rehman, Semeen et al. / DRVS : Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations. Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 225-230 (Proceedings of the International Symposium on Low Power Electronics and Design).

@inproceedings{aedfd9a1f8d04121ba87af39380bd60e,

title = "DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations",

abstract = "Many-core processors facilitate coarse-grained reliability by exploiting available cores for redundant multithreading. However, ensuring high reliability with reduced power consumption necessitates joint considerations of variations in vulnerability, performance and power properties of software as well as the underlying hardware. In this paper, we propose a power-efficient reliability management system for many-core processors. It exploits various basic redundancy techniques (like, dual and triple modular redundancy) operating in different voltage-frequency levels, each offering distinct reliability, performance and power properties. Our system performs Dynamic Redundancy and Voltage Scaling (DRVS) considering process variations in hardware, and diversities in software vulnerability and execution time properties. Experiments show that DRVS system provides significant reliability improvements while providing up to 60% reduced power consumption compared to state-of-the-art techniques.",

keywords = "Power demand, Redundancy, Software, Software reliability, Timing, Tunneling magnetoresistance",

author = "Mohammad Salehi and Tavana, {Mohammad Khavari} and Semeen Rehman and Florian Kriebel and Muhammad Shafique and Alireza Ejlali and J{\"o}rg Henkel",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE. Copyright: Copyright 2016 Elsevier B.V., All rights reserved.; 20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015 ; Conference date: 22-07-2015 Through 24-07-2015",

year = "2015",

month = sep,

day = "21",

doi = "10.1109/ISLPED.2015.7273518",

language = "English (US)",

series = "Proceedings of the International Symposium on Low Power Electronics and Design",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "225--230",

booktitle = "Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015",

}

TY - GEN

T1 - DRVS

T2 - 20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015

AU - Salehi, Mohammad

AU - Tavana, Mohammad Khavari

AU - Rehman, Semeen

AU - Kriebel, Florian

AU - Shafique, Muhammad

AU - Ejlali, Alireza

AU - Henkel, Jörg

PY - 2015/9/21

Y1 - 2015/9/21

N2 - Many-core processors facilitate coarse-grained reliability by exploiting available cores for redundant multithreading. However, ensuring high reliability with reduced power consumption necessitates joint considerations of variations in vulnerability, performance and power properties of software as well as the underlying hardware. In this paper, we propose a power-efficient reliability management system for many-core processors. It exploits various basic redundancy techniques (like, dual and triple modular redundancy) operating in different voltage-frequency levels, each offering distinct reliability, performance and power properties. Our system performs Dynamic Redundancy and Voltage Scaling (DRVS) considering process variations in hardware, and diversities in software vulnerability and execution time properties. Experiments show that DRVS system provides significant reliability improvements while providing up to 60% reduced power consumption compared to state-of-the-art techniques.

AB - Many-core processors facilitate coarse-grained reliability by exploiting available cores for redundant multithreading. However, ensuring high reliability with reduced power consumption necessitates joint considerations of variations in vulnerability, performance and power properties of software as well as the underlying hardware. In this paper, we propose a power-efficient reliability management system for many-core processors. It exploits various basic redundancy techniques (like, dual and triple modular redundancy) operating in different voltage-frequency levels, each offering distinct reliability, performance and power properties. Our system performs Dynamic Redundancy and Voltage Scaling (DRVS) considering process variations in hardware, and diversities in software vulnerability and execution time properties. Experiments show that DRVS system provides significant reliability improvements while providing up to 60% reduced power consumption compared to state-of-the-art techniques.

KW - Power demand

KW - Redundancy

KW - Software

KW - Software reliability

KW - Timing

KW - Tunneling magnetoresistance

UR - http://www.scopus.com/inward/record.url?scp=84958523582&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84958523582&partnerID=8YFLogxK

U2 - 10.1109/ISLPED.2015.7273518

DO - 10.1109/ISLPED.2015.7273518

M3 - Conference contribution

AN - SCOPUS:84958523582

T3 - Proceedings of the International Symposium on Low Power Electronics and Design

SP - 225

EP - 230

BT - Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 22 July 2015 through 24 July 2015

ER -

DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this