Eliminating the timing penalty of scan

Ozgur Sinanoglu, Vishwani D. Agrawal

Research output: Contribution to journalArticlepeer-review


Stringent performance requirements magnify the performance degradation impact of Design-for-Testability (DfT) techniques. As more aggressive performance optimizations are being employed, resulting in high-performance designs with reduced logic depth, the impact of scan multiplexers is becoming even more magnified. In this work, we propose a pair of scan cell transformation techniques that transfers the scan multiplexer delay from the input of the flip-flop to its output, enabling the removal of the scan multiplexer delay off the critical paths. The first technique is an ad-hoc technique, while the second one is the retiming technique applied on the scan logic. The proposed transformation techniques retain the test development (test data, quality, etc.) and application (test time, power dissipation, etc.) intact, fully complying with the conventional design and test flow. Experimental results justify the efficacy of the proposed techniques in eliminating the performance penalty of scan in a cost-effective way and thus enhancing the functional speed of integrated circuits.

Original languageEnglish (US)
Pages (from-to)103-114
Number of pages12
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Issue number1
StatePublished - Feb 2013


  • Multiplexer delay
  • Scan penalty
  • Scan retiming
  • Timing penalty

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Eliminating the timing penalty of scan'. Together they form a unique fingerprint.

Cite this