EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip

Chirag Ravishankar, Sundaram Ananthanarayan, Siddharth Garg, Andrew Kennings

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Dynamic power management for multi-core system on chip (MPSoC) platforms has become an increasingly critical design problem. In this paper, we present EmPower, an FPGA based rapid prototyping framework for dynamic power management algorithms targeted at MPSoC platforms. EmPower supports two advanced power management techniques (per-core dynamic frequency scaling and clock gating, and thread migration), enables software based expression of the power management algorithm, and provides on-chip power measurement capabilities. EmPower also includes two fully-functional parallel applications for benchmarking - video encoding and software-defined radio. We demonstrate the use of EmPower in rapid exploration of the large design space of power management algorithms using two illustrative case studies.

Original languageEnglish (US)
Title of host publicationProceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012
Pages41-48
Number of pages8
DOIs
StatePublished - 2012
Event22nd International Conference on Field Programmable Logic and Applications, FPL 2012 - Oslo, Norway
Duration: Aug 29 2012Aug 31 2012

Publication series

NameProceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012

Other

Other22nd International Conference on Field Programmable Logic and Applications, FPL 2012
Country/TerritoryNorway
CityOslo
Period8/29/128/31/12

ASJC Scopus subject areas

  • Computer Science Applications

Fingerprint

Dive into the research topics of 'EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip'. Together they form a unique fingerprint.

Cite this