Expedited-compact architecture for average scan power reduction

Samah Mohamed Ahmed Saeed, Ozgur Sinanoglu

Research output: Contribution to journalArticlepeer-review


A recent trend has been low-power test solutions in the context of compression based scan architectures where filling of x's for higher compression and for lower power are two conflicting objectives. Test generation and/or x-filling solutions for addressing shift and/or capture power have attained reductions at the expense of an increase in pattern count, and thus in test costs. Lower scan-in power is the end-result, while the scan chains eventually receive the intended stimulus intact prior to capture; and, this technique works without clock gating. The shortcoming of the DB architecture [8] is that it only targets scan-in power reduction and overlooks scan-out power. Overwriting of the captured response upon its expedited compaction in all the other scan chains with shifted constant-0 values in turn delivers reductions in scan-out power. For industrial cases that employ 0-fill so as to eliminate transitions in stimuli, the proposed technique is 5 to 66 times more effective than DB in reducing average test power.

Original languageEnglish (US)
Article number6272429
Pages (from-to)25-33
Number of pages9
JournalIEEE Design and Test
Issue number3
StatePublished - 2013

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Expedited-compact architecture for average scan power reduction'. Together they form a unique fingerprint.

Cite this