TY - GEN
T1 - Fault identification in reconfigurable carry lookahead adders targeting nanoelectronic fabrics
AU - Rao, Wenjing
AU - Orailoglu, Alex
AU - Karri, Ramesh
N1 - Copyright:
Copyright 2011 Elsevier B.V., All rights reserved.
PY - 2006
Y1 - 2006
N2 - Online repair through reconfiguration is a particularly advantageous approach in the nanoelectronic environment since reconfigurability is naturally supported by the devices. However, precise identification of faulty locations is of critical importance for fine-grain repairs. A CLA is mainly composed of: (1) carry generation blocks and (2) g,p signal generation blocks. In this paper we propose two schemes for fault identification in these two parts correspondingly. For carry generation blocks, an inherently redundant computation path is exploited to identify the faulty block with high precision. As a time redundancy approach, recomputation with rotated operands (RERO) has been utilized in online fault detection for CLA's [13]. For g,p generation blocks, we exploit the RERO scheme to achieve precise fault identification. A comprehensive analysis is provided for the aliasing in the proposed fault identification approach. It is shown that both the amount of repair hardware overhead and the fault coverage loss for the proposed scheme are very low. Overall, the proposed scheme can perform fast and precise identification of faults in the CLA components with low area overhead, thus facilitating the development of powerful and efficient fault tolerance schemes through online repair for nanoelectronic systems.
AB - Online repair through reconfiguration is a particularly advantageous approach in the nanoelectronic environment since reconfigurability is naturally supported by the devices. However, precise identification of faulty locations is of critical importance for fine-grain repairs. A CLA is mainly composed of: (1) carry generation blocks and (2) g,p signal generation blocks. In this paper we propose two schemes for fault identification in these two parts correspondingly. For carry generation blocks, an inherently redundant computation path is exploited to identify the faulty block with high precision. As a time redundancy approach, recomputation with rotated operands (RERO) has been utilized in online fault detection for CLA's [13]. For g,p generation blocks, we exploit the RERO scheme to achieve precise fault identification. A comprehensive analysis is provided for the aliasing in the proposed fault identification approach. It is shown that both the amount of repair hardware overhead and the fault coverage loss for the proposed scheme are very low. Overall, the proposed scheme can perform fast and precise identification of faults in the CLA components with low area overhead, thus facilitating the development of powerful and efficient fault tolerance schemes through online repair for nanoelectronic systems.
UR - http://www.scopus.com/inward/record.url?scp=33845380793&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33845380793&partnerID=8YFLogxK
U2 - 10.1109/ETS.2006.23
DO - 10.1109/ETS.2006.23
M3 - Conference contribution
AN - SCOPUS:33845380793
SN - 0769525660
SN - 9780769525662
T3 - Proceedings - Eleventh IEEE European Test Symposium, ETS 2006
SP - 63
EP - 68
BT - Proceedings - Thirteenth International Symposium on Temporal Representation and Reasoning, TIME 2006
T2 - 11th IEEE European Test Symposium, ETS 2006
Y2 - 21 May 2006 through 21 May 2006
ER -