Fine-grained voltage boosting for improving yield in near-threshold many-core processors

Joonho Kong; Arslan Munir; Farinaz Koushanfar

doi:10.1145/2742060.2742105

Fine-grained voltage boosting for improving yield in near-threshold many-core processors

Joonho Kong, Arslan Munir, Farinaz Koushanfar

Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Process variation is a major impediment in optimizing yield, energy, and performance in near-threshold many-core processors. In this paper, we present a comprehensive analysis on yield losses in near-threshold many-core processors. Based on our analysis, we propose energyefficient yield improvement techniques for near-threshold many-core processors: SRAM cell arrays and Wordline driver voltage Boosting (SWBoost) and Cache voltage Boosting (CBoost). Results reveal that SWBoost and CBoost improve a chip yield by up to 66% and 83%, respectively. Furthermore, runtime energy overheads of SWBoost and CBoost are only 0.46% and 0.54%, respectively, which are much lower than conventional voltage boosting techniques.

Original language	English (US)
Title of host publication	GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI
Publisher	Association for Computing Machinery
Pages	225-228
Number of pages	4
ISBN (Electronic)	9781450334747
DOIs	https://doi.org/10.1145/2742060.2742105
State	Published - May 20 2015
Event	25th Great Lakes Symposium on VLSI, GLSVLSI 2015 - Pittsburgh, United States Duration: May 20 2015 → May 22 2015

Publication series

Name	Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Volume	20-22-May-2015

Conference

Conference	25th Great Lakes Symposium on VLSI, GLSVLSI 2015
Country/Territory	United States
City	Pittsburgh
Period	5/20/15 → 5/22/15

Keywords

Near-threshold computing
Process variations
Voltage boosting
Yield

ASJC Scopus subject areas

General Engineering

Access to Document

10.1145/2742060.2742105

Cite this

Kong, J., Munir, A., & Koushanfar, F. (2015). Fine-grained voltage boosting for improving yield in near-threshold many-core processors. In GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI (pp. 225-228). (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI; Vol. 20-22-May-2015). Association for Computing Machinery. https://doi.org/10.1145/2742060.2742105

Fine-grained voltage boosting for improving yield in near-threshold many-core processors. / Kong, Joonho; Munir, Arslan; Koushanfar, Farinaz.
GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. Association for Computing Machinery, 2015. p. 225-228 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI; Vol. 20-22-May-2015).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kong, J, Munir, A & Koushanfar, F 2015, Fine-grained voltage boosting for improving yield in near-threshold many-core processors. in GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, vol. 20-22-May-2015, Association for Computing Machinery, pp. 225-228, 25th Great Lakes Symposium on VLSI, GLSVLSI 2015, Pittsburgh, United States, 5/20/15. https://doi.org/10.1145/2742060.2742105

@inproceedings{68d0540a82904058b96a966fce98148b,

title = "Fine-grained voltage boosting for improving yield in near-threshold many-core processors",

abstract = "Process variation is a major impediment in optimizing yield, energy, and performance in near-threshold many-core processors. In this paper, we present a comprehensive analysis on yield losses in near-threshold many-core processors. Based on our analysis, we propose energyefficient yield improvement techniques for near-threshold many-core processors: SRAM cell arrays and Wordline driver voltage Boosting (SWBoost) and Cache voltage Boosting (CBoost). Results reveal that SWBoost and CBoost improve a chip yield by up to 66% and 83%, respectively. Furthermore, runtime energy overheads of SWBoost and CBoost are only 0.46% and 0.54%, respectively, which are much lower than conventional voltage boosting techniques.",

keywords = "Near-threshold computing, Process variations, Voltage boosting, Yield",

author = "Joonho Kong and Arslan Munir and Farinaz Koushanfar",

note = "Publisher Copyright: Copyright {\textcopyright} 2015 ACM.; 25th Great Lakes Symposium on VLSI, GLSVLSI 2015 ; Conference date: 20-05-2015 Through 22-05-2015",

year = "2015",

month = may,

day = "20",

doi = "10.1145/2742060.2742105",

language = "English (US)",

series = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

publisher = "Association for Computing Machinery",

pages = "225--228",

booktitle = "GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI",

}

TY - GEN

T1 - Fine-grained voltage boosting for improving yield in near-threshold many-core processors

AU - Kong, Joonho

AU - Munir, Arslan

AU - Koushanfar, Farinaz

PY - 2015/5/20

Y1 - 2015/5/20

N2 - Process variation is a major impediment in optimizing yield, energy, and performance in near-threshold many-core processors. In this paper, we present a comprehensive analysis on yield losses in near-threshold many-core processors. Based on our analysis, we propose energyefficient yield improvement techniques for near-threshold many-core processors: SRAM cell arrays and Wordline driver voltage Boosting (SWBoost) and Cache voltage Boosting (CBoost). Results reveal that SWBoost and CBoost improve a chip yield by up to 66% and 83%, respectively. Furthermore, runtime energy overheads of SWBoost and CBoost are only 0.46% and 0.54%, respectively, which are much lower than conventional voltage boosting techniques.

AB - Process variation is a major impediment in optimizing yield, energy, and performance in near-threshold many-core processors. In this paper, we present a comprehensive analysis on yield losses in near-threshold many-core processors. Based on our analysis, we propose energyefficient yield improvement techniques for near-threshold many-core processors: SRAM cell arrays and Wordline driver voltage Boosting (SWBoost) and Cache voltage Boosting (CBoost). Results reveal that SWBoost and CBoost improve a chip yield by up to 66% and 83%, respectively. Furthermore, runtime energy overheads of SWBoost and CBoost are only 0.46% and 0.54%, respectively, which are much lower than conventional voltage boosting techniques.

KW - Near-threshold computing

KW - Process variations

KW - Voltage boosting

KW - Yield

UR - http://www.scopus.com/inward/record.url?scp=84955491651&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84955491651&partnerID=8YFLogxK

U2 - 10.1145/2742060.2742105

DO - 10.1145/2742060.2742105

M3 - Conference contribution

AN - SCOPUS:84955491651

T3 - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

SP - 225

EP - 228

BT - GLSVLSI 2015 - 25th 2015 Great Lakes Symposium on VLSI

PB - Association for Computing Machinery

T2 - 25th Great Lakes Symposium on VLSI, GLSVLSI 2015

Y2 - 20 May 2015 through 22 May 2015

ER -

Fine-grained voltage boosting for improving yield in near-threshold many-core processors

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this