Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips

Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, Elena Kakoulli

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Networks-on-Chips (NoCs) are experiencing escalating susceptibility to wear-out and reduced reliability, with the risk of becoming the key point of failure in an entire multicore chip. In this paper we propose Hermes, a highly-robust, distributed fault-tolerant routing algorithm, whose performance degrades gracefully with increasing faulty NoC link counts. Hermes is a deadlock-free hybrid routing algorithm, utilizing load-balanced routing on fault-free paths, while providing pre-reconfigured escape routes in the vicinity of faults. An initial experimental evaluation shows that Hermes improves network throughput by up to 2.2× when compared against the existing state-of-the-art.

Original languageEnglish (US)
Title of host publicationProceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
EditorsDavide Bertozzi, Luca Benini, Sudhakar Yalamanchili, Joerg Henkel
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages178-179
Number of pages2
ISBN (Electronic)9781479953479
DOIs
StatePublished - Jan 13 2015
Event8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014 - Ferrara, Italy
Duration: Sep 17 2014Sep 19 2014

Publication series

NameProceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014

Other

Other8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
Country/TerritoryItaly
CityFerrara
Period9/17/149/19/14

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips'. Together they form a unique fingerprint.

Cite this