High-performance energy-efficient multicore embedded computing

Arslan Munir, Sanjay Ranka, Ann Gordon-Ross

Research output: Contribution to journalArticlepeer-review

Abstract

With Moore's law supplying billions of transistors on-chip, embedded systems are undergoing a transition from single-core to multicore to exploit this high-transistor density for high performance. Embedded systems differ from traditional high-performance supercomputers in that power is a first-order constraint for embedded systems; whereas, performance is the major benchmark for supercomputers. The increase in on-chip transistor density exacerbates power/thermal issues in embedded systems, which necessitates novel hardware/software power/thermal management techniques to meet the ever-increasing high-performance embedded computing demands in an energy-efficient manner. This paper outlines typical requirements of embedded applications and discusses state-of-the-art hardware/software high-performance energy-efficient embedded computing (HPEEC) techniques that help meeting these requirements. We also discuss modern multicore processors that leverage these HPEEC techniques to deliver high performance per watt. Finally, we present design challenges and future research directions for HPEEC system development.

Original languageEnglish (US)
Article number5963659
Pages (from-to)684-700
Number of pages17
JournalIEEE Transactions on Parallel and Distributed Systems
Volume23
Issue number4
DOIs
StatePublished - 2012

Keywords

  • embedded systems
  • energy-efficient computing
  • green computing
  • High-performance computing (HPC)
  • low power
  • multicore

ASJC Scopus subject areas

  • Signal Processing
  • Hardware and Architecture
  • Computational Theory and Mathematics

Fingerprint

Dive into the research topics of 'High-performance energy-efficient multicore embedded computing'. Together they form a unique fingerprint.

Cite this