Implementation of an ATM layer chip for B-ISDN applications

Cesar A. Johnston, H. Jonathan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution


The application and architecture of an experimental research prototype application specific integrated circuit designed to serve as a generic building block of the future broadband ISDN (B-ISDN) are described. The chip performs common asynchronous transfer mode (ATM) layer functions such as cell assembly and cell disassembly. A Media access control (MAC) protocol developed for a broadband customer premises network is also integrated in the chip. The chip operation modes are controlled through a microcontroller interface. The chip interfaces to the B-ISDN through a SONET STS-3c Framer chip. The ATM-layer chip has been designed using 1.2-μm CMOS technology with a die area of 5.4 mm × 5.4 mm and approximately 27,000 transistors.

Original languageEnglish (US)
Title of host publicationIEEE International Conference on Communications
PublisherPubl by IEEE
Number of pages7
ISBN (Print)0780300068, 9780780300064
StatePublished - 1991
EventInternational Conference on Communications - ICC 91 - Denver, CO, USA
Duration: Jun 23 1991Jun 26 1991

Publication series

NameIEEE International Conference on Communications
ISSN (Print)0536-1486


OtherInternational Conference on Communications - ICC 91
CityDenver, CO, USA

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Implementation of an ATM layer chip for B-ISDN applications'. Together they form a unique fingerprint.

Cite this