TY - GEN
T1 - Integration of metal- GaAs -Metal photodetectors on si using thin ge buffer layers for applications in visible photonics
AU - Dushaq, Ghada
AU - Rasras, Mahmoud
N1 - Publisher Copyright:
© 2019 IEEE
PY - 2019
Y1 - 2019
N2 - Monolithic integration of III-V materials on silicon appears as the most promising, cost-effective and versatile method for the next generation of optoelectronic devices [1-3]. Several research efforts have been devoted to understand the epitaxial growth of high quality III-V semiconductor on low cost Si substrates. However, the growth process has proven difficult due to number of fundamental problems. Thus, it is essential to develop a growth process that produces III-V films with low surface roughness and an acceptable defect density at low deposition temperature. In this work we demonstrate GaAs metal-semiconductor-metal photodetector (MSM PD) epitaxially grown on Si. The growth of GaAs is carried out using the low temperature thin Ge interlayers which was previously demonstrated [4]. In the present device architecture, a two-step direct growth of Ge-on-Si acts as a “virtual” substrates to reduce the overall threading dislocation density in the GaAs device layers.
AB - Monolithic integration of III-V materials on silicon appears as the most promising, cost-effective and versatile method for the next generation of optoelectronic devices [1-3]. Several research efforts have been devoted to understand the epitaxial growth of high quality III-V semiconductor on low cost Si substrates. However, the growth process has proven difficult due to number of fundamental problems. Thus, it is essential to develop a growth process that produces III-V films with low surface roughness and an acceptable defect density at low deposition temperature. In this work we demonstrate GaAs metal-semiconductor-metal photodetector (MSM PD) epitaxially grown on Si. The growth of GaAs is carried out using the low temperature thin Ge interlayers which was previously demonstrated [4]. In the present device architecture, a two-step direct growth of Ge-on-Si acts as a “virtual” substrates to reduce the overall threading dislocation density in the GaAs device layers.
UR - http://www.scopus.com/inward/record.url?scp=85084548113&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85084548113&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:85084548113
SN - 9781728104690
T3 - Optics InfoBase Conference Papers
BT - The European Conference on Lasers and Electro-Optics, CLEO_Europe_2019
PB - Optica Publishing Group (formerly OSA)
T2 - The European Conference on Lasers and Electro-Optics, CLEO_Europe_2019
Y2 - 23 June 2019 through 27 June 2019
ER -