TY - GEN
T1 - Intelligent on/off link management for on-chip networks
AU - Savva, Andreas G.
AU - Theocharides, Theocharis
AU - Soteriou, Vassos
PY - 2011
Y1 - 2011
N2 - Links connecting on-chip components are a major source of power consumption in modern-day on-chip interconnects. Several efforts have henceforth focused on reducing the power consumption, the majority of which efforts target selected links for turning on and off. In this paper we propose an intelligent power management policy for networks-on-chip where links are turned off and switched back on based on a neural network, which processes link utilization as feedback from the system and determines which links are candidates for turning off and back on. The neural network is kept relatively small in terms of area and power consumption, as it is used to forecast the optimal utilization threshold for which underutilized links are turned off.
AB - Links connecting on-chip components are a major source of power consumption in modern-day on-chip interconnects. Several efforts have henceforth focused on reducing the power consumption, the majority of which efforts target selected links for turning on and off. In this paper we propose an intelligent power management policy for networks-on-chip where links are turned off and switched back on based on a neural network, which processes link utilization as feedback from the system and determines which links are candidates for turning off and back on. The neural network is kept relatively small in terms of area and power consumption, as it is used to forecast the optimal utilization threshold for which underutilized links are turned off.
UR - http://www.scopus.com/inward/record.url?scp=80052586490&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=80052586490&partnerID=8YFLogxK
U2 - 10.1109/ISVLSI.2011.13
DO - 10.1109/ISVLSI.2011.13
M3 - Conference contribution
AN - SCOPUS:80052586490
SN - 9780769544472
T3 - Proceedings - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011
SP - 343
EP - 344
BT - Proceedings - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011
T2 - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011
Y2 - 4 July 2011 through 6 July 2011
ER -