TY - JOUR
T1 - Keynote
T2 - A Disquisition on Logic Locking
AU - Chakraborty, Abhishek
AU - Jayasankaran, Nithyashankari Gummidipoondi
AU - Liu, Yuntao
AU - Rajendran, Jeyavijayan
AU - Sinanoglu, Ozgur
AU - Srivastava, Ankur
AU - Xie, Yang
AU - Yasin, Muhammad
AU - Zuzak, Michael
N1 - Funding Information:
Manuscript received March 5, 2019; revised July 24, 2019; accepted August 27, 2019. Date of publication September 30, 2019; date of current version September 18, 2020. This work was supported in part by the Office of Naval Research under Award N00014-18-1-2058, in part by the Air Force Office of Scientific Research under Grant MURI FA9550-14-1-0351, in part by the National Science Foundation under Grant CNS-1822848, in part by the Defense Advanced Research Projects Agency under Grant HR001116S0001-FP39, and in part by the NYUAD Center for Cyber Security. This article was recommended by Associate Editor C. H. Chang. (Corresponding author: Abhishek Chakraborty.) A. Chakraborty, Y. Liu, A. Srivastava, Y. Xie, and M. Zuzak are with the Electrical and Computer Engineering Department, University of Maryland at College Park, College Park, MD 20742 USA (e-mail: abhi1990@terpmail.umd.edu).
Publisher Copyright:
© 1982-2012 IEEE.
PY - 2020/10
Y1 - 2020/10
N2 - The fabless business model has given rise to many security threats, including piracy of intellectual property (IP), overproduction, counterfeiting, reverse engineering (RE), and hardware Trojans (HT). Such threats severely undermine the benefits of the fabless model. Among the countermeasures developed to thwart piracy and RE attacks, logic locking has emerged as a promising and versatile solution that is being adopted by both academia and industry. The idea behind logic locking is to lock the design using a 'keying' mechanism; only the rightful owner has control over the locked design. Therefore, the design remains nonfunctional without the knowledge of the key. In this article, we survey the evolution of logic locking over the last decade. We introduce various 'cat-and-mouse' games involved in logic locking along with its novel applications-including, processor pipelines, graphics processing units (GPUs), and analog circuits. We aim this article to be a primer for researchers interested in developing new logic-locking techniques and employing logic locking in different application domains.
AB - The fabless business model has given rise to many security threats, including piracy of intellectual property (IP), overproduction, counterfeiting, reverse engineering (RE), and hardware Trojans (HT). Such threats severely undermine the benefits of the fabless model. Among the countermeasures developed to thwart piracy and RE attacks, logic locking has emerged as a promising and versatile solution that is being adopted by both academia and industry. The idea behind logic locking is to lock the design using a 'keying' mechanism; only the rightful owner has control over the locked design. Therefore, the design remains nonfunctional without the knowledge of the key. In this article, we survey the evolution of logic locking over the last decade. We introduce various 'cat-and-mouse' games involved in logic locking along with its novel applications-including, processor pipelines, graphics processing units (GPUs), and analog circuits. We aim this article to be a primer for researchers interested in developing new logic-locking techniques and employing logic locking in different application domains.
KW - Boolean satisfiability (SAT)
KW - design-for-security
KW - hardware supply chain security
KW - intellectual property (IP) protection
KW - logic locking
UR - http://www.scopus.com/inward/record.url?scp=85085935296&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85085935296&partnerID=8YFLogxK
U2 - 10.1109/TCAD.2019.2944586
DO - 10.1109/TCAD.2019.2944586
M3 - Article
AN - SCOPUS:85085935296
SN - 0278-0070
VL - 39
SP - 1952
EP - 1972
JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IS - 10
M1 - 8852678
ER -