Lab-on-chip silicon photonic sensor

Mahmoud S. Rasras, Osama Al Mrayat

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

We propose a design of a compact photonic sensor based on two cascaded rings in a Vernier configuration integrated with a low-resolution flat-top planar echelle grating (PEG) de-multiplexer. The Vernier rings are composed of a filter and sensor rings. The sensor maps discrete changes in the index contrast, due to the presence of a target analyte, to a set of de-multiplexer channels. The channel number with highest transmittance is directly proportional to the incremental change of the effective index. Optical characteristics at different free spectral ranges (FSRs) ranging from 1 nm to 10 nm, have been studied. For example, if a filter ring FSR of 5 nm is selected, the corresponding sensor ring and de-multiplexer FSR are 4.7 and 5 nm, respectively, whereas the limit of detection (LOD) is.

Original languageEnglish (US)
Title of host publicationThe IoT Physical Layer
Subtitle of host publicationDesign and Implementation
PublisherSpringer International Publishing
Pages83-102
Number of pages20
ISBN (Electronic)9783319931005
ISBN (Print)9783319930992
DOIs
StatePublished - Jan 1 2018

Keywords

  • Echelle grating
  • Limit of detection
  • Micro-rings
  • Optical sensor
  • Photonic integrated circuit
  • Silicon photonics
  • Vernier configuration

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Lab-on-chip silicon photonic sensor'. Together they form a unique fingerprint.

Cite this