Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters

Li Li; Dariusz Czarkowski; Yaguang Liu; Pragasen Pillay

doi:10.1109/28.821811

Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters

Li Li, Dariusz Czarkowski, Yaguang Liu, Pragasen Pillay

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

Selective harmonic elimination pulsewidth modulation (SHEPWM) method is systematically applied for the first time to multilevel series-connected voltage-source PWM inverters. The method is implemented based on optimization techniques. The optimization starting point is obtained using a phase-shift harmonic suppression approach. Another less computationally demanding harmonic suppression technique, called a mirror surplus harmonic method, is proposed for double-cell (five-level) inverters. Theoretical results of both methods are verified by experiments and simulations for a double-cell inverter. Simulation results for a five-cell (11-level) inverter are also presented for the multilevel SHEPWM method.

Original language	English (US)
Pages (from-to)	160-170
Number of pages	11
Journal	IEEE Transactions on Industry Applications
Volume	36
Issue number	1
DOIs	https://doi.org/10.1109/28.821811
State	Published - Jan 2000

ASJC Scopus subject areas

Control and Systems Engineering
Industrial and Manufacturing Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/28.821811

Cite this

@article{0ea4cb7b13f647ff8f7e538a4bb19bb2,

title = "Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters",

abstract = "Selective harmonic elimination pulsewidth modulation (SHEPWM) method is systematically applied for the first time to multilevel series-connected voltage-source PWM inverters. The method is implemented based on optimization techniques. The optimization starting point is obtained using a phase-shift harmonic suppression approach. Another less computationally demanding harmonic suppression technique, called a mirror surplus harmonic method, is proposed for double-cell (five-level) inverters. Theoretical results of both methods are verified by experiments and simulations for a double-cell inverter. Simulation results for a five-cell (11-level) inverter are also presented for the multilevel SHEPWM method.",

author = "Li Li and Dariusz Czarkowski and Yaguang Liu and Pragasen Pillay",

year = "2000",

month = jan,

doi = "10.1109/28.821811",

language = "English (US)",

volume = "36",

pages = "160--170",

journal = "IEEE Transactions on Industry Applications",

issn = "0093-9994",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters

AU - Li, Li

AU - Czarkowski, Dariusz

AU - Liu, Yaguang

AU - Pillay, Pragasen

PY - 2000/1

Y1 - 2000/1

N2 - Selective harmonic elimination pulsewidth modulation (SHEPWM) method is systematically applied for the first time to multilevel series-connected voltage-source PWM inverters. The method is implemented based on optimization techniques. The optimization starting point is obtained using a phase-shift harmonic suppression approach. Another less computationally demanding harmonic suppression technique, called a mirror surplus harmonic method, is proposed for double-cell (five-level) inverters. Theoretical results of both methods are verified by experiments and simulations for a double-cell inverter. Simulation results for a five-cell (11-level) inverter are also presented for the multilevel SHEPWM method.

AB - Selective harmonic elimination pulsewidth modulation (SHEPWM) method is systematically applied for the first time to multilevel series-connected voltage-source PWM inverters. The method is implemented based on optimization techniques. The optimization starting point is obtained using a phase-shift harmonic suppression approach. Another less computationally demanding harmonic suppression technique, called a mirror surplus harmonic method, is proposed for double-cell (five-level) inverters. Theoretical results of both methods are verified by experiments and simulations for a double-cell inverter. Simulation results for a five-cell (11-level) inverter are also presented for the multilevel SHEPWM method.

UR - http://www.scopus.com/inward/record.url?scp=0033907302&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033907302&partnerID=8YFLogxK

U2 - 10.1109/28.821811

DO - 10.1109/28.821811

M3 - Article

AN - SCOPUS:0033907302

SN - 0093-9994

VL - 36

SP - 160

EP - 170

JO - IEEE Transactions on Industry Applications

JF - IEEE Transactions on Industry Applications

IS - 1

ER -

Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this