Abstract
We consider the network design optimization for the Exascale class supercomputers by altering the widely analyzed and implemented torus networks. Our alteration scheme involves interlacing the torus networks with bypass links of lengths 6 hops, 9 hops, 12 hops, and mixed 6 and 12 hops. These bypass links are optimal resulting from exhaustive search of massive possibilities. Our case study is constructed by strategically coupling 288 racks of 6 × 6 × 36 nodes to a full system with 72 × 72 × 72 nodes. The peak performance of such a system is 0.56 Exa-flops when CPU-GPU complexes are adopted as a node module capable of 1.5 Tflops. Our design optimizes, simultaneously, the system performance, performancecost ratio, and power efficiency. The network diameter and the average node-to-node network distance, regarded as the performance metrics, got reduced, from the original 3D torus network, by 83.3% and 80.4%, respectively. Similarly, the performance-cost ratio and power efficiency are also increased 1.43 and 4.44 times, respectively.
Original language | English (US) |
---|---|
Pages (from-to) | 86-93 |
Number of pages | 8 |
Journal | Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems |
DOIs | |
State | Published - 2012 |
Event | IASTED International Conference on Parallel and Distributed Computing and Systems, PDCS 2012 - Las Vegas, NV, United States Duration: Nov 12 2012 → Nov 14 2012 |
Keywords
- Interconnection Network
- Network Diameter
- Parallel Architecture
- Supercomputer
ASJC Scopus subject areas
- Software
- Hardware and Architecture
- Computer Networks and Communications