NREPO: Normal basis recomputing with permuted operands

Xiaofei Guo; Debdeep Mukhopadhyay; Chenglu Jin; Ramesh Karri

doi:10.1109/HST.2014.6855581

NREPO: Normal basis recomputing with permuted operands

Xiaofei Guo, Debdeep Mukhopadhyay, Chenglu Jin, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

Original language	English (US)
Title of host publication	Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014
Publisher	IEEE Computer Society
Pages	118-123
Number of pages	6
ISBN (Print)	9781479941148
DOIs	https://doi.org/10.1109/HST.2014.6855581
State	Published - 2014
Event	2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014 - Arlington, VA, United States Duration: May 6 2014 → May 7 2014

Publication series

Name	Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

Other

Other	2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014
Country/Territory	United States
City	Arlington, VA
Period	5/6/14 → 5/7/14

ASJC Scopus subject areas

Hardware and Architecture
Safety, Risk, Reliability and Quality

Access to Document

10.1109/HST.2014.6855581

Cite this

Guo, X., Mukhopadhyay, D., Jin, C., & Karri, R. (2014). NREPO: Normal basis recomputing with permuted operands. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014 (pp. 118-123). Article 6855581 (Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014). IEEE Computer Society. https://doi.org/10.1109/HST.2014.6855581

NREPO: Normal basis recomputing with permuted operands. / Guo, Xiaofei; Mukhopadhyay, Debdeep; Jin, Chenglu et al.
Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society, 2014. p. 118-123 6855581 (Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Guo, X, Mukhopadhyay, D, Jin, C & Karri, R 2014, NREPO: Normal basis recomputing with permuted operands. in Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014., 6855581, Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, IEEE Computer Society, pp. 118-123, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, Arlington, VA, United States, 5/6/14. https://doi.org/10.1109/HST.2014.6855581

Guo X, Mukhopadhyay D, Jin C, Karri R. NREPO: Normal basis recomputing with permuted operands. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society. 2014. p. 118-123. 6855581. (Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014). doi: 10.1109/HST.2014.6855581

Guo, Xiaofei ; Mukhopadhyay, Debdeep ; Jin, Chenglu et al. / NREPO : Normal basis recomputing with permuted operands. Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014. IEEE Computer Society, 2014. pp. 118-123 (Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014).

@inproceedings{3abb3aa4e6c64f9f985bfb4591625875,

title = "NREPO: Normal basis recomputing with permuted operands",

abstract = "Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.",

author = "Xiaofei Guo and Debdeep Mukhopadhyay and Chenglu Jin and Ramesh Karri",

year = "2014",

doi = "10.1109/HST.2014.6855581",

language = "English (US)",

isbn = "9781479941148",

series = "Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",

publisher = "IEEE Computer Society",

pages = "118--123",

booktitle = "Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",

note = "2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014 ; Conference date: 06-05-2014 Through 07-05-2014",

}

TY - GEN

T1 - NREPO

T2 - 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

AU - Guo, Xiaofei

AU - Mukhopadhyay, Debdeep

AU - Jin, Chenglu

AU - Karri, Ramesh

PY - 2014

Y1 - 2014

N2 - Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

AB - Hardware implementations of cryptographic algorithms are vulnerable to natural and malicious faults. Concurrent Error Detection (CED) can be used to detect these faults. We present NREPO, a CED which does not require redundant computational resources in the design. Therefore, one can integrate it when computational resources are scarce or when the redundant resources are difficult to harness for CED. We integrate NREPO in a low-cost Advanced Encryption Standard (AES) implementation with 8-bit datapath. We show that NREPO has 25 and 50 times lower fault miss rate than robust code and parity, respectively. The area, throughput, and power are compared with other CEDs on 45nm ASIC. The hardware overhead of NREPO is 34.9%. The throughput and power are 271.6Mbps and 1579.3μW, respectively. One can also implement NREPO in other cryptographic algorithms.

UR - http://www.scopus.com/inward/record.url?scp=84905976364&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905976364&partnerID=8YFLogxK

U2 - 10.1109/HST.2014.6855581

DO - 10.1109/HST.2014.6855581

M3 - Conference contribution

AN - SCOPUS:84905976364

SN - 9781479941148

T3 - Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

SP - 118

EP - 123

BT - Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

PB - IEEE Computer Society

Y2 - 6 May 2014 through 7 May 2014

ER -

NREPO: Normal basis recomputing with permuted operands

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this