Power and thermal management in massive multicore chips: Theoretical foundation meets architectural innovation and resource allocation

Paul Bogdan, Pratim Pande, Hussam Amrouch, Muhammad Shafique, Jörg Henkel

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Continuing progress and integration levels in silicon technologies make possible complete end-user systems consisting of extremely high number of cores on a single chip targeting either embedded or high-performance computing. However, without new paradigms of energy- and thermally-efficient designs, producing information and communication systems capable of meeting the computing, storage and communication demands of the emerging applications will be unlikely. The broad topic of power and thermal management of massive multicore chips is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from workload modeling to efficient on-chip network infrastructure design to resource allocation. Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction. Starting from these ideas, we consider a holistic approach in establishing the Power-Thermal-Performance (PTP) trade-offs of massive multicore processors by considering three inter-related but varying angles, viz., on-chip traffic modeling, novel Networks-on-Chip (NoC) architecture and resource allocation/mapping.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016
PublisherAssociation for Computing Machinery, Inc
ISBN (Electronic)9781450344821
DOIs
StatePublished - Oct 1 2016
Event2016 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016 - Pittsburgh, United States
Duration: Oct 1 2016Oct 7 2016

Publication series

NameProceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016

Conference

Conference2016 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016
CountryUnited States
CityPittsburgh
Period10/1/1610/7/16

ASJC Scopus subject areas

  • Software

Fingerprint Dive into the research topics of 'Power and thermal management in massive multicore chips: Theoretical foundation meets architectural innovation and resource allocation'. Together they form a unique fingerprint.

Cite this