Power-efficient load-balancing on heterogeneous computing platforms

Muhammad Usman Karim Khan; Muhammad Shafique; Apratim Gupta; Thomas Schumann; Jörg Henkel

Power-efficient load-balancing on heterogeneous computing platforms

Muhammad Usman Karim Khan, Muhammad Shafique, Apratim Gupta, Thomas Schumann, Jörg Henkel

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In order to address the throughput constraints of the system at minimal power consumption, the workload of computing nodes should be balanced. This requires accounting for the underlying hardware characteristics and throughput sustainable by these nodes. This work provides a workload distribution and balancing methodology of a divisible load under a throughput constraint, on heterogeneous nodes. The power efficiency of each node is considered during load distribution. For load balancing, the frequency of the node is determined which just fulfills the timing requirement. Compared to a state-of-the-art-scheme, our scheme results in up to 64% performance improvement for the benchmarks evaluated in this paper.

Original language	English (US)
Title of host publication	Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1469-1472
Number of pages	4
ISBN (Electronic)	9783981537062
State	Published - Apr 25 2016
Event	19th Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 - Dresden, Germany Duration: Mar 14 2016 → Mar 18 2016

Publication series

Name	Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016

Other

Other	19th Design, Automation and Test in Europe Conference and Exhibition, DATE 2016
Country/Territory	Germany
City	Dresden
Period	3/14/16 → 3/18/16

Keywords

DVFS
Hardware Accelerator
Heterogeneous Computing
Load Balancing
Power-Efficiency

ASJC Scopus subject areas

Hardware and Architecture
Safety, Risk, Reliability and Quality

Cite this

Khan, M. U. K., Shafique, M., Gupta, A., Schumann, T., & Henkel, J. (2016). Power-efficient load-balancing on heterogeneous computing platforms. In Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 (pp. 1469-1472). Article 7459542 (Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016). Institute of Electrical and Electronics Engineers Inc..

Power-efficient load-balancing on heterogeneous computing platforms. / Khan, Muhammad Usman Karim; Shafique, Muhammad; Gupta, Apratim et al.
Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 1469-1472 7459542 (Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Khan, MUK, Shafique, M, Gupta, A, Schumann, T & Henkel, J 2016, Power-efficient load-balancing on heterogeneous computing platforms. in Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016., 7459542, Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016, Institute of Electrical and Electronics Engineers Inc., pp. 1469-1472, 19th Design, Automation and Test in Europe Conference and Exhibition, DATE 2016, Dresden, Germany, 3/14/16.

Khan MUK, Shafique M, Gupta A, Schumann T, Henkel J. Power-efficient load-balancing on heterogeneous computing platforms. In Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 1469-1472. 7459542. (Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016).

Khan, Muhammad Usman Karim ; Shafique, Muhammad ; Gupta, Apratim et al. / Power-efficient load-balancing on heterogeneous computing platforms. Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 1469-1472 (Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016).

@inproceedings{d66e558af1cf49beb88817d67247e1a6,

title = "Power-efficient load-balancing on heterogeneous computing platforms",

abstract = "In order to address the throughput constraints of the system at minimal power consumption, the workload of computing nodes should be balanced. This requires accounting for the underlying hardware characteristics and throughput sustainable by these nodes. This work provides a workload distribution and balancing methodology of a divisible load under a throughput constraint, on heterogeneous nodes. The power efficiency of each node is considered during load distribution. For load balancing, the frequency of the node is determined which just fulfills the timing requirement. Compared to a state-of-the-art-scheme, our scheme results in up to 64% performance improvement for the benchmarks evaluated in this paper.",

keywords = "DVFS, Hardware Accelerator, Heterogeneous Computing, Load Balancing, Power-Efficiency",

author = "Khan, {Muhammad Usman Karim} and Muhammad Shafique and Apratim Gupta and Thomas Schumann and J{\"o}rg Henkel",

note = "Publisher Copyright: {\textcopyright} 2016 EDAA. Copyright: Copyright 2016 Elsevier B.V., All rights reserved.; 19th Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 ; Conference date: 14-03-2016 Through 18-03-2016",

year = "2016",

month = apr,

day = "25",

language = "English (US)",

series = "Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1469--1472",

booktitle = "Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",

}

TY - GEN

T1 - Power-efficient load-balancing on heterogeneous computing platforms

AU - Khan, Muhammad Usman Karim

AU - Shafique, Muhammad

AU - Gupta, Apratim

AU - Schumann, Thomas

AU - Henkel, Jörg

PY - 2016/4/25

Y1 - 2016/4/25

N2 - In order to address the throughput constraints of the system at minimal power consumption, the workload of computing nodes should be balanced. This requires accounting for the underlying hardware characteristics and throughput sustainable by these nodes. This work provides a workload distribution and balancing methodology of a divisible load under a throughput constraint, on heterogeneous nodes. The power efficiency of each node is considered during load distribution. For load balancing, the frequency of the node is determined which just fulfills the timing requirement. Compared to a state-of-the-art-scheme, our scheme results in up to 64% performance improvement for the benchmarks evaluated in this paper.

AB - In order to address the throughput constraints of the system at minimal power consumption, the workload of computing nodes should be balanced. This requires accounting for the underlying hardware characteristics and throughput sustainable by these nodes. This work provides a workload distribution and balancing methodology of a divisible load under a throughput constraint, on heterogeneous nodes. The power efficiency of each node is considered during load distribution. For load balancing, the frequency of the node is determined which just fulfills the timing requirement. Compared to a state-of-the-art-scheme, our scheme results in up to 64% performance improvement for the benchmarks evaluated in this paper.

KW - DVFS

KW - Hardware Accelerator

KW - Heterogeneous Computing

KW - Load Balancing

KW - Power-Efficiency

UR - http://www.scopus.com/inward/record.url?scp=84973618674&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973618674&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84973618674

T3 - Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016

SP - 1469

EP - 1472

BT - Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 19th Design, Automation and Test in Europe Conference and Exhibition, DATE 2016

Y2 - 14 March 2016 through 18 March 2016

ER -

Power-efficient load-balancing on heterogeneous computing platforms

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this