Rapid prototyping of fault tolerant VLSI systems

Ramesh Karri; Karin Hogstedt; Alex Orailoglu

Rapid prototyping of fault tolerant VLSI systems

Ramesh Karri, Karin Hogstedt, Alex Orailoglu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, we relate fault-tolerance constraints to chip area and present a methodology for rapidly compiling an algorithmic description into area-efficient fault-tolerant VLSI ICs. Whereas detection and recovery from environment induced transient faults is accomplished by checkpointing and rollback, uninterrupted operation for the lifetime of a mission is ensured by injecting redundancy. Towards validating this methodology, we synthesized fault tolerant implementations of a 16-point FIR filter starting from an algorithmic description. These fault-tolerant designs were then critically appraised.

Original language	English (US)
Title of host publication	Proceedings of the IEEE International Symposium on High-Level Synthesis
Editors	Anon
Publisher	Publ by IEEE
Pages	126-131
Number of pages	6
ISBN (Print)	0818657855
State	Published - 1994
Event	Proceedings of the 7th International Symposium on High-Level Synthesis - Niagara-on-the-Lake, Ont, Can Duration: May 18 1994 → May 20 1994

Publication series

Name	Proceedings of the IEEE International Symposium on High-Level Synthesis

Other

Other	Proceedings of the 7th International Symposium on High-Level Synthesis
City	Niagara-on-the-Lake, Ont, Can
Period	5/18/94 → 5/20/94

ASJC Scopus subject areas

Computer Networks and Communications
Hardware and Architecture
Electrical and Electronic Engineering

Cite this

Rapid prototyping of fault tolerant VLSI systems. / Karri, Ramesh; Hogstedt, Karin; Orailoglu, Alex.
Proceedings of the IEEE International Symposium on High-Level Synthesis. ed. / Anon. Publ by IEEE, 1994. p. 126-131 (Proceedings of the IEEE International Symposium on High-Level Synthesis).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Karri, R, Hogstedt, K & Orailoglu, A 1994, Rapid prototyping of fault tolerant VLSI systems. in Anon (ed.), Proceedings of the IEEE International Symposium on High-Level Synthesis. Proceedings of the IEEE International Symposium on High-Level Synthesis, Publ by IEEE, pp. 126-131, Proceedings of the 7th International Symposium on High-Level Synthesis, Niagara-on-the-Lake, Ont, Can, 5/18/94.

@inproceedings{0fed57e018d747f1ba726e3ee4bf3c0c,

title = "Rapid prototyping of fault tolerant VLSI systems",

abstract = "In this paper, we relate fault-tolerance constraints to chip area and present a methodology for rapidly compiling an algorithmic description into area-efficient fault-tolerant VLSI ICs. Whereas detection and recovery from environment induced transient faults is accomplished by checkpointing and rollback, uninterrupted operation for the lifetime of a mission is ensured by injecting redundancy. Towards validating this methodology, we synthesized fault tolerant implementations of a 16-point FIR filter starting from an algorithmic description. These fault-tolerant designs were then critically appraised.",

author = "Ramesh Karri and Karin Hogstedt and Alex Orailoglu",

year = "1994",

language = "English (US)",

isbn = "0818657855",

series = "Proceedings of the IEEE International Symposium on High-Level Synthesis",

publisher = "Publ by IEEE",

pages = "126--131",

editor = "Anon",

booktitle = "Proceedings of the IEEE International Symposium on High-Level Synthesis",

note = "Proceedings of the 7th International Symposium on High-Level Synthesis ; Conference date: 18-05-1994 Through 20-05-1994",

}

TY - GEN

T1 - Rapid prototyping of fault tolerant VLSI systems

AU - Karri, Ramesh

AU - Hogstedt, Karin

AU - Orailoglu, Alex

PY - 1994

Y1 - 1994

N2 - In this paper, we relate fault-tolerance constraints to chip area and present a methodology for rapidly compiling an algorithmic description into area-efficient fault-tolerant VLSI ICs. Whereas detection and recovery from environment induced transient faults is accomplished by checkpointing and rollback, uninterrupted operation for the lifetime of a mission is ensured by injecting redundancy. Towards validating this methodology, we synthesized fault tolerant implementations of a 16-point FIR filter starting from an algorithmic description. These fault-tolerant designs were then critically appraised.

AB - In this paper, we relate fault-tolerance constraints to chip area and present a methodology for rapidly compiling an algorithmic description into area-efficient fault-tolerant VLSI ICs. Whereas detection and recovery from environment induced transient faults is accomplished by checkpointing and rollback, uninterrupted operation for the lifetime of a mission is ensured by injecting redundancy. Towards validating this methodology, we synthesized fault tolerant implementations of a 16-point FIR filter starting from an algorithmic description. These fault-tolerant designs were then critically appraised.

UR - http://www.scopus.com/inward/record.url?scp=0028026358&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028026358&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0028026358

SN - 0818657855

T3 - Proceedings of the IEEE International Symposium on High-Level Synthesis

SP - 126

EP - 131

BT - Proceedings of the IEEE International Symposium on High-Level Synthesis

A2 - Anon, null

PB - Publ by IEEE

T2 - Proceedings of the 7th International Symposium on High-Level Synthesis

Y2 - 18 May 1994 through 20 May 1994

ER -

Rapid prototyping of fault tolerant VLSI systems

Abstract

Publication series

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this