TY - GEN
T1 - Register transfer level concurrent error detection in elliptic curve crypto implementations
AU - Stern, Richard
AU - Joshi, Nikhil
AU - Wu, Kaijie
AU - Karri, Ramesh
PY - 2007
Y1 - 2007
N2 - In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30% and a time overhead of 120%.
AB - In this paper we present an Register Transfer Level (RTL) Concurrent Error Detection (CED) technique targeting hardware implementations of Elliptic Curve Cryptography (ECC). The proposed mixed hardware-and time-redundancy based CED techniques use the mathematical properties of the underlying Galois Field as well as the ECC primitives to detect both soft errors and permanent faults with low area overhead. Results for sequential implementations of GF multiplication and inverse operations yielded an area overhead of 30% and a time overhead of 120%.
UR - http://www.scopus.com/inward/record.url?scp=47949108681&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=47949108681&partnerID=8YFLogxK
U2 - 10.1109/FDTC.2007.4318991
DO - 10.1109/FDTC.2007.4318991
M3 - Conference contribution
AN - SCOPUS:47949108681
SN - 0769529828
SN - 9780769529820
T3 - Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007
SP - 112
EP - 119
BT - Proceedings Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007
T2 - 4th International Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007
Y2 - 10 September 2007 through 10 September 2007
ER -