Securing Hardware Accelerators: A New Challenge for High-Level Synthesis

Christian Pilato, Siddharth Garg, Kaijie Wu, Ramesh Karri, Francesco Regazzoni

Research output: Contribution to journalArticlepeer-review


High-level synthesis (HLS) tools have made significant progress in the past few years, improving the design productivity for hardware accelerators and becoming mainstream in industry to create specialized system-on-chip architectures. Increasing the level of security of these heterogeneous architectures is becoming critical. However, state-of-the-art security countermeasures are still applied only to the code executing on the processor cores or manually implemented into the generated components, leading to suboptimal and sometimes even insecure designs. This letter discusses extensions to HLS tools for creating secure heterogeneous architectures.

Original languageEnglish (US)
Article number8114281
Pages (from-to)77-80
Number of pages4
JournalIEEE Embedded Systems Letters
Issue number3
StatePublished - Sep 2018


  • Hardware security
  • high-level synthesis (HLS)

ASJC Scopus subject areas

  • Control and Systems Engineering
  • General Computer Science


Dive into the research topics of 'Securing Hardware Accelerators: A New Challenge for High-Level Synthesis'. Together they form a unique fingerprint.

Cite this