Security-aware SoC test access mechanisms

Kurt Rosenfeld, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution


Test access mechanisms are critical components in digital systems. They affect not only production and operational economics, but also system security. We propose a security enhancement for system-on-chip (SoC) test access that addresses the threat posed by untrustworthy cores. The scheme maintains the economy of shared wiring (bus or daisy-chain) while achieving most of the security benefits of star-topology test access wiring. Using the proposed scheme, the tester is able to establish distinct cryptographic session keys with each of the cores, significantly reducing the exposure in cases where one or more of the cores contains malicious or otherwise untrustworthy logic. The proposed scheme is out of the functional path and does not affect functional timing or power consumption.

Original languageEnglish (US)
Title of host publicationProceedings - 2011 29th IEEE VLSI Test Symposium, VTS 2011
Number of pages5
StatePublished - 2011
Event2011 29th IEEE VLSI Test Symposium, VTS 2011 - Dana Point, CA, United States
Duration: May 1 2011May 5 2011

Publication series

NameProceedings of the IEEE VLSI Test Symposium


Other2011 29th IEEE VLSI Test Symposium, VTS 2011
Country/TerritoryUnited States
CityDana Point, CA

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Security-aware SoC test access mechanisms'. Together they form a unique fingerprint.

Cite this