Space and time compaction schemes for embedded cores

Ozgur Sinanoglu, Alex Orailoglu

Research output: Contribution to journalConference articlepeer-review


Testing embedded cores in a System-on-a-chip necessitates the use of a Test Access Mechanism, which provides for transportation of the test data between the chip and the core I/Os. We outline an aliasing-free space and time compaction scheme, for both combinational and sequential cores, which minimizes the required test bandwidth and reduces the bandwidth consumption of the Test Access Mechanism at the core output side. The experimental results show that the test bandwidth gain is achieved with no appreciable increase in test application time.

Original languageEnglish (US)
Pages (from-to)521-529
Number of pages9
JournalIEEE International Test Conference (TC)
StatePublished - 2001
EventInternational Test Conference 2001 Proceedings - Baltimore, MD, United States
Duration: Oct 30 2001Nov 1 2001

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Space and time compaction schemes for embedded cores'. Together they form a unique fingerprint.

Cite this