Spin-Based Reconfigurable Logic for Power- And Area-Efficient Applications

Nikhil Rangarajan, Satwik Patnaik, Johann Knechtel, Ozgur Sinanoglu, Shaloo Rakheja

Research output: Contribution to journalArticlepeer-review


Editor's note: This article proposes a reconfigurable logic family comprised of spin-based devices that may be dynamically configured/reconfigured owing the versatility of the giant spin-Hall effect (GSHE) device. A GSHE device can be used to realize numerous Boolean logic functions, and the proposed spin-based polymorphic logic has the potential to be extremely area efficient. - Michael Niemier, University of Notre Dame.

Original languageEnglish (US)
Article number8625518
Pages (from-to)22-30
Number of pages9
JournalIEEE Design and Test
Issue number3
StatePublished - Jun 2019


  • FPGA
  • Reconfigurable computing
  • giant spin-Hall effect
  • polymorphic gates
  • spin-domain

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Spin-Based Reconfigurable Logic for Power- And Area-Efficient Applications'. Together they form a unique fingerprint.

Cite this