Split manufacturing

Siddharth Garg, Jeyavijayan J.V. Rajendran

Research output: Chapter in Book/Report/Conference proceedingChapter


This chapter discusses split manufacturing, a promising hardware obfuscation technique that partitions a chip into two or more parts, each fabricated at a separate foundry. No one foundry sees the entire design, hindering its ability to thieve the chip’s IP or (as we discuss) maliciously modify the chip. Building upon this intuitive idea, this chapter describes relevant threat models for split manufacturing, a quantitative notion of security for split manufacturing, and techniques to trade off “cost” for security.

Original languageEnglish (US)
Title of host publicationHardware Protection through Obfuscation
PublisherSpringer International Publishing
Number of pages20
ISBN (Electronic)9783319490199
ISBN (Print)9783319490182
StatePublished - Jan 1 2017


  • 3D integration
  • BEOL
  • FEOL
  • Hardware trojan
  • IP piracy
  • K-security
  • Proximity attack
  • Secure layout
  • Secure partitioning
  • Split manufacturing
  • Sub-graph isomorphism

ASJC Scopus subject areas

  • General Engineering
  • General Computer Science


Dive into the research topics of 'Split manufacturing'. Together they form a unique fingerprint.

Cite this