Reducing the error detection latency is critical for improving the design visibility while searching for design errors. This article uses a FAQ format to discuss the key points of the symbolic QED method that can be applied during both pre-silicon and post-silicon validation.
- Post-Silicon Validation
- Pre-silicon verification
- Symbolic Quick Error Detection
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering