TY - GEN
T1 - Tagged probabilistic simulation based error probability estimation for better-than-worst case circuit design
AU - Tosson, Amr
AU - Garg, Siddharth
AU - Anis, Mohab
PY - 2013
Y1 - 2013
N2 - Better than worst-case (BWC) design is an design emerging paradigm in which the conservative frequency guard-bands used in conventional designs are removed at the expense of introducing a a non-zero (but small) error probability. A fundamental challenge in the design of better-than-worst-case circuits is to devise scalable and accurate techniques for error-probability estimation-in this paper we present a new solution to address this challenge using the concept of tagged probabilistic simulations (TPS), which were first introduced in the context of dynamic power estimation. We show that TPS can, in comparison to the existing state-of-the-art, (a) provide consistent speed-up over error probability estimation using timing simulations; and (b) simultaneously provide estimates of both dynamic power dissipation and error probability. To illustrate the benefits of TPS based error probability estimation, we propose two power optimization techniques: a) a gate-level dual-VDD assignment tool b) a gate-sizing technique which optimize the cells used in a design for a certain error and power constraints.
AB - Better than worst-case (BWC) design is an design emerging paradigm in which the conservative frequency guard-bands used in conventional designs are removed at the expense of introducing a a non-zero (but small) error probability. A fundamental challenge in the design of better-than-worst-case circuits is to devise scalable and accurate techniques for error-probability estimation-in this paper we present a new solution to address this challenge using the concept of tagged probabilistic simulations (TPS), which were first introduced in the context of dynamic power estimation. We show that TPS can, in comparison to the existing state-of-the-art, (a) provide consistent speed-up over error probability estimation using timing simulations; and (b) simultaneously provide estimates of both dynamic power dissipation and error probability. To illustrate the benefits of TPS based error probability estimation, we propose two power optimization techniques: a) a gate-level dual-VDD assignment tool b) a gate-sizing technique which optimize the cells used in a design for a certain error and power constraints.
UR - http://www.scopus.com/inward/record.url?scp=84899584691&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84899584691&partnerID=8YFLogxK
U2 - 10.1109/VLSI-SoC.2013.6673311
DO - 10.1109/VLSI-SoC.2013.6673311
M3 - Conference contribution
AN - SCOPUS:84899584691
SN - 9781479905249
T3 - IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
SP - 368
EP - 373
BT - 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013 - Proceedings
PB - IEEE Computer Society
T2 - 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, VLSI-SoC 2013
Y2 - 7 October 2013 through 9 October 2013
ER -