Topology aware mapping of logic functions onto nanowire-based crossbar architectures

Wenjing Rao, Alex Orailoglu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Highly regular, nanodevice based architectures have been proposed to replace pure CMOS based architectures in the emerging post CMOS era. Since bottom-up self-assembly is used to build these architectures, regular nanowire crossbars are emerging as a promising candidate. While these regular structures resemble CMOS programmable logic arrays (PLAs), PLA logic synthesis methodologies fail to solve the associated problems since the length and connectivity constraints imposed by individual nanowires in these crossbars translate into challenges hitherto not considered. These strict topological constraints should be considered while mapping Boolean functions onto nanowire crossbars during logic synthesis. We develop a mathematical model for this problem, an algorithm to solve it and three heuristics to improve the algorithm runtime.

Original languageEnglish (US)
Title of host publication2006 43rd ACM/IEEE Design Automation Conference, DAC'06
Pages723-726
Number of pages4
DOIs
StatePublished - 2006

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Keywords

  • Crossbar
  • Logic synthesis
  • Nanoelectronic
  • PLA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'Topology aware mapping of logic functions onto nanowire-based crossbar architectures'. Together they form a unique fingerprint.

Cite this