Transformation-based high-level synthesis of fault-tolerant ASICs

Ramesh Karri, Alex Orailoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution


As fault-tolerance becomes common in everyday applications (like computerized automobile control) where cost of design and time-to-market are crucial factors, software mechanisms for the automatic design of fault-tolerant ASICs merit immediate attention. A straightforward replication of a design is expensive. In this paper, we present a transformation-based approach to the high-level synthesis of fault-tolerant ASICs satisfying a given performance constraint but requiring less than proportional increase in hardware over their non-redundant counterparts.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
PublisherPubl by IEEE
Number of pages4
ISBN (Print)0818628227
StatePublished - 1992
EventProceedings of the 29th ACM/IEEE Design Automation Conference - Anaheim, CA, USA
Duration: Jun 8 1992Jun 12 1992

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0146-7123


OtherProceedings of the 29th ACM/IEEE Design Automation Conference
CityAnaheim, CA, USA

ASJC Scopus subject areas

  • General Engineering


Dive into the research topics of 'Transformation-based high-level synthesis of fault-tolerant ASICs'. Together they form a unique fingerprint.

Cite this